A Hardware-Based Orientation Detection System Using Dendritic Computation

被引:0
|
作者
Nomura, Masahiro [1 ]
Chen, Tianqi [2 ]
Tang, Cheng [3 ]
Todo, Yuki [2 ]
Sun, Rong [2 ]
Li, Bin [2 ]
Tang, Zheng [1 ]
机构
[1] Univ Toyama, Fac Engn, Toyama, Toyama 9308555, Japan
[2] Kanazawa Univ, Div Elect Engn & Comp Sci, Kanazawa, Ishikawa 9201192, Japan
[3] Kyushu Univ, Fac Informat Sci & Elect Engn, Fukuoka, Fukuoka 8190395, Japan
关键词
visual system; orientation detection; dendritic computation; big data; hardware implementation; LOGIC NEURON MODEL; RECEPTIVE-FIELDS; FUNCTIONAL ARCHITECTURE; CORTICAL-NEURONS; CEREBRAL-CORTEX; VISUAL-CORTEX; SELECTIVITY; AREAS; CELLS; ORGANIZATION;
D O I
10.3390/electronics13071367
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Studying how objects are positioned is vital for improving technologies like robots, cameras, and virtual reality. In our earlier papers, we introduced a bio-inspired artificial visual system for orientation detection, demonstrating its superiority over traditional systems with higher recognition rates, greater biological resemblance, and increased resistance to noise. In this paper, we propose a hardware-based orientation detection system (ODS). The ODS is implemented by a multiple dendritic neuron model (DNM), and a neuronal pruning scheme for the DNM is proposed. After performing the neuronal pruning, only the synapses in the direct and inverse connections states are retained. The former can be realized by a comparator, and the latter can be replaced by a combination of a comparator and a logic NOT gate. For the dendritic function, the connection of synapses on dendrites can be realized with logic AND gates. Then, the output of the neuron is equivalent to a logic OR gate. Compared with other machine learning methods, this logic circuit circumvents floating-point arithmetic and therefore requires very little computing resources to perform complex classification. Furthermore, the ODS can be designed based on experience, so no learning process is required. The superiority of ODS is verified by experiments on binary, grayscale, and color image datasets. The ability to process data rapidly owing to advantages such as parallel computation and simple hardware implementation allows the ODS to be desirable in the era of big data. It is worth mentioning that the experimental results are corroborated with anatomical, physiological, and neuroscientific studies, which may provide us with a new insight for understanding the complex functions in the human brain.
引用
收藏
页数:19
相关论文
共 50 条
  • [11] Hardware-Based Hopfield Neuromorphic Computing for Fall Detection
    Yu, Zheqi
    Zahid, Adnan
    Ansari, Shuja
    Abbas, Hasan
    Abdulghani, Amir M.
    Heidari, Hadi
    Imran, Muhammad A.
    Abbasi, Qammer H.
    [J]. SENSORS, 2020, 20 (24) : 1 - 16
  • [12] The Design and Analysis of a Hardware-based Anomaly Detection Scheme
    Piao, JinLong
    Kim, Seong Baeg
    [J]. INTERNATIONAL JOURNAL OF SECURITY AND ITS APPLICATIONS, 2012, 6 (02): : 367 - 372
  • [13] A New Curriculum for Hardware-Based Network Intrusion Detection
    Lo, Dan
    Wang, Andy
    North, Sarah
    North, Max
    [J]. PROCEEDINGS OF THE 49TH ANNUAL ASSOCIATION FOR COMPUTING MACHINERY SOUTHEAST CONFERENCE (ACMSE '11), 2011, : 318 - 319
  • [14] Hardware-based Detection of Malicious Firmware Modification in Microgrids
    Srivastava, Amisha
    Thakur, Sneha
    Kuruvila, Abraham Peedikayil
    Balsara, Poras T.
    Basu, Kanad
    [J]. PROCEEDINGS OF THE 37TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, VLSID 2024 AND 23RD INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, ES 2024, 2024, : 186 - 191
  • [15] Hardware-based Workload Forensics and Malware Detection in Microprocessors
    Zhou, Liwei
    Makris, Yiorgos
    [J]. 2016 17TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR AND SOC TEST AND VERIFICATION (MTV), 2016, : 45 - 50
  • [16] Hardware-based On-line Intrusion Detection via System Call Routine Fingerprinting
    Zhou, Liwei
    Makris, Yiorgos
    [J]. PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 1546 - 1551
  • [17] A Hardware-Based Caching System on FPGA NIC for Blockchain
    Sakakibara, Yuma
    Morishima, Shin
    Nakamura, Kohei
    Matsutani, Hiroki
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2018, E101D (05) : 1350 - 1360
  • [18] SISLOC Project: Hardware-Based Speaker Verification System
    Petry, Adriano
    Zanuz, Adriano
    Marchioro, Gilberto
    Barone, Dante
    de Lima Kastensmidt, Fernanda Gusmao
    [J]. ICIAS 2007: INTERNATIONAL CONFERENCE ON INTELLIGENT & ADVANCED SYSTEMS, VOLS 1-3, PROCEEDINGS, 2007, : 1293 - +
  • [19] Hardware-based JPEG 2000 video coding system
    Schuchter, Arthur R.
    Uhl, Andreas
    [J]. REAL-TIME IMAGE PROCESSING 2007, 2007, 6496
  • [20] HARDWARE-BASED ADAPTIVE SYSTEM FOR DISCRIMINATION OF NEURONAL SPIKES
    NAKAO, M
    OHMURA, K
    SATO, R
    [J]. MEDICAL & BIOLOGICAL ENGINEERING & COMPUTING, 1988, 26 (04) : 360 - 366