Circuits for Security and Secure Circuits: Implementation of cryptographic algorithms

被引：0
|
作者：
Verbauwhede I. [1 ]
机构：
[1] Ku Leuven, Cosic, Leuven
来源：
IEEE Solid-State Circuits Magazine | 2023年 / 15卷 / 01期
关键词：
D O I：
10.1109/MSSC.2022.3227226
中图分类号：
学科分类号：
摘要：
[No abstract available]
引用
收藏
页码：20 / 24
页数：4
相关论文
共 50 条
  • [31] Reliability vs. Security: Challenges and Opportunities for Developing Reliable and Secure Integrated Circuits
    Rahman, Fahim
    Forte, Domenic
    Tehranipoor, Mark M.
    [J]. 2016 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2016,
  • [32] Implementation of concurrent checking circuits by independent sub-circuits
    Ostrovsky, V
    Levin, I
    [J]. DFT 2005: 20TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, 2005, : 343 - 351
  • [33] Towards formal verification of cryptographic circuits: A functional approach
    Bitat, Abir
    Merniz, Salah
    [J]. 2018 3RD INTERNATIONAL CONFERENCE ON PATTERN ANALYSIS AND INTELLIGENT SYSTEMS (PAIS), 2018, : 158 - 163
  • [34] Symbolic security of garbled circuits
    Li, Baiyu
    Micciancio, Daniele
    [J]. IEEE 31ST COMPUTER SECURITY FOUNDATIONS SYMPOSIUM (CSF 2018), 2018, : 147 - 161
  • [35] Algorithms for enumerating circuits in matroids
    Boros, E
    Elbassioni, K
    Gurvich, V
    Khachiyan, L
    [J]. ALGORITHMS AND COMPUTATION, PROCEEDINGS, 2003, 2906 : 485 - 494
  • [36] Security constraints in integrated circuits
    Sourgen, L
    [J]. 11th IEEE International On-Line Testing Symposium, 2005, : 117 - 117
  • [37] Security evaluation of asynchronous circuits
    Fournier, JJA
    Moore, S
    Li, HY
    Mullins, R
    Taylor, G
    [J]. CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS CHES 2003, PROCEEDINGS, 2003, 2779 : 137 - 151
  • [38] Implementation of Lightweight Cryptographic Algorithms in FPGA
    Kumar, Kiran V. G.
    Poojary, Asmita
    Rai, Shantharama C.
    Nagesh, H. R.
    [J]. 2017 2ND INTERNATIONAL CONFERENCE ON CIRCUITS, CONTROLS, AND COMMUNICATIONS (CCUBE), 2017, : 232 - 235
  • [39] A method to assess the robustness of cryptographic circuits at the design stage
    Arevalo-Garbayo, M.
    Portela-Garcia, M.
    Garcia-Valderas, M.
    Lopez-Ongil, C.
    Entrena, L.
    [J]. MICROELECTRONICS JOURNAL, 2014, 45 (10) : 1354 - 1360
  • [40] NGF SIGNALING TO SECURE NEURONAL CIRCUITS
    Mobley, W.
    Salehi, A.
    Nosheny, R.
    Maloney, M.
    Zhan, K.
    Chial, H.
    Sung, K.
    Brown, H.
    Belichenko, P.
    Kleschevnikov, A.
    Shamloo, M.
    He, L.
    Valletta, J.
    Chen, L.
    Wu, C.
    Chu, S.
    [J]. JOURNAL OF NEUROCHEMISTRY, 2009, 108 : 15 - 15
12345