共 50 条
- [1] Designing Secure Cryptographic Circuits [J]. 2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2019,
- [2] Design Optimization and Automation for Secure Cryptographic Circuits [J]. 22ND INTERNATIONAL CONFERENCE ON VLSI DESIGN HELD JOINTLY WITH 8TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2009, : 321 - +
- [3] A proper security analysis method for CMOS cryptographic circuits [J]. IEICE ELECTRONICS EXPRESS, 2012, 9 (06): : 458 - 463
- [5] Algorithms for Circuits and Circuits for Algorithms [J]. 2014 IEEE 29TH CONFERENCE ON COMPUTATIONAL COMPLEXITY (CCC), 2014, : 248 - 261
- [6] Si nanodevices for random number generating circuits for cryptographic security [J]. 2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 : 294 - 295
- [7] Fault Attacks on Cryptographic Circuits [J]. 2019 17TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2019,
- [8] Securing Cryptographic Circuits by Exploiting Implementation Diversity and Partial Reconfiguration on FPGAs [J]. 2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 260 - 263
- [9] Toward an Implementation Modeling Methodology for Designing SCA resilient Cryptographic Circuits [J]. 2021 16TH INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS 2021), 2021,
- [10] Algorithms for circuits and circuits for algorithms: Connecting the tractable and intractable [J]. PROCEEDINGS OF THE INTERNATIONAL CONGRESS OF MATHEMATICIANS (ICM 2014), VOL IV, 2014, : 659 - 682