共 50 条
- [41] In Hardware We Trust? From TPM to Enclave Computing on RISC-V [J]. PROCEEDINGS OF THE 2021 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2021, : 218 - 223
- [42] RETTAG: Hardware-assisted Return Address Integrity on RISC-V [J]. PROCEEDINGS OF THE 15TH EUROPEAN WORKSHOP ON SYSTEMS SECURITY (EUROSEC 22), 2022, : 50 - 56
- [43] Fast Packet Classification using RISC-V and HyperSplit Acceleration on FPGA [J]. 2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
- [44] Hardware Acceleration of Crystals-Kyber in Low-Complexity Embedded Systems With RISC-V Instruction Set Extensions [J]. IEEE ACCESS, 2024, 12 : 94477 - 94495
- [45] Evaluating Post-quantum Signatures for IoT Devices [J]. GREEN, PERVASIVE, AND CLOUD COMPUTING, GPC 2019, 2019, 11484 : 104 - 114
- [46] Traceable Ring Signatures with Post-quantum Security [J]. TOPICS IN CRYPTOLOGY, CT-RSA 2020, 2020, 12006 : 442 - 468
- [47] A Note on the Post-quantum Security of (Ring) Signatures [J]. PUBLIC-KEY CRYPTOGRAPHY, PKC 2022, PT II, 2022, 13178 : 407 - 436
- [48] Post-Quantum TLS Without Handshake Signatures [J]. CCS '20: PROCEEDINGS OF THE 2020 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, 2020, : 1461 - 1480
- [49] RISC-V Console: A Containerized RISC-V Based Game Console Emulator for Education [J]. PROCEEDINGS OF THE 27TH ACM CONFERENCE ON INNOVATION AND TECHNOLOGY IN COMPUTER SCIENCE EDUCATION, ITICSE 2022, VOL 1, 2022, : 145 - 150