Characterization and Modeling of Silicon-on-Insulator Lateral Bipolar Junction Transistors at Liquid Helium Temperature

被引:0
|
作者
Zhang, Yuanke [1 ,2 ]
Chen, Yuefeng [1 ]
Zhang, Yifang [1 ]
Qiu, Liling [1 ,2 ]
Xu, Jun [1 ,2 ]
Luo, Chao [1 ,2 ]
Guo, Guoping [1 ,2 ,3 ,4 ]
机构
[1] Univ Sci & Technol China USTC, CAS Key Lab Quantum Informat, Hefei 230026, Anhui, Peoples R China
[2] Univ Sci & Technol China USTC, Dept Phys, Hefei 230026, Anhui, Peoples R China
[3] USTC, Hefei Natl Lab, Hefei 230088, Peoples R China
[4] USTC, Suzhou Inst Adv Res, Suzhou 215123, Peoples R China
基金
中国国家自然科学基金;
关键词
Characterization; cryogenic; lateral bipolar junction transistors (LBJTs); modeling; silicon-on-insulator (SOI); substrate modulation; tunneling; OPERATION; BASE; BIAS;
D O I
10.1109/TED.2024.3384143
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Conventional silicon bipolars are not suitable for low-temperature operation due to the deterioration of current gain ( $\bm{\beta}$ ). In this article, we characterize lateral bipolar junction transistors (LBJTs) fabricated on silicon-on-insulator (SOI) wafers down to liquid helium temperature (4 K). The positive SOI substrate bias greatly increases the collector current and has a negligible effect on the base current, thus significantly alleviating $\bm{\beta}$ degradation at low temperatures. We present a physical-based compact LBJT model for 4 K simulation, in which the collector current ( $\textit{I}_\textbf{{C}}$ ) consists of the tunneling current and the additional current component near the buried oxide (BOX)/silicon interface caused by the substrate modulation effect. This model is able to fit various characteristics of LBJTs well and has promising applications in amplifier circuits simulation for silicon-based qubits signals.
引用
收藏
页码:3525 / 3531
页数:7
相关论文
共 50 条
  • [21] Weak avalanche multiplication in SiGe heterojunction bipolar transistors on thin film silicon-on-insulator
    徐小波
    张鹤鸣
    胡辉勇
    李妤晨
    屈江涛
    Chinese Physics B, 2011, (10) : 480 - 485
  • [22] Optical characterization of Silicon-on-Insulator
    Li, GG
    Forouhi, AR
    Bloomer, I
    AubertonHerve, A
    Wittkower, A
    AMORPHOUS AND CRYSTALLINE INSULATING THIN FILMS - 1996, 1997, 446 : 199 - 205
  • [23] Analysis and optimization of lateral thin-film Silicon-on-insulator (SOI) MOSFET transistors
    Cortes, I.
    Toulon, G.
    Morancho, F.
    Hugonnard-Bruyere, E.
    Villard, B.
    Toren, W. J.
    MICROELECTRONICS RELIABILITY, 2012, 52 (03) : 503 - 508
  • [24] LATERAL ZONE GROWTH AND CHARACTERIZATION OF DEVICE QUALITY SILICON-ON-INSULATOR WAFERS
    LAM, HW
    PINIZZOTTO, RF
    MALHI, SDS
    VAANDRAGER, BL
    APPLIED PHYSICS LETTERS, 1982, 41 (11) : 1083 - 1085
  • [25] The design, characterization, and modeling of RF LDMOSFETs on silicon-on-insulator material
    McShane, E
    Shenai, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (04) : 643 - 651
  • [26] THE BENEFITS OF BONDING - SILICON-ON-INSULATOR FOR BIPOLAR ICS
    SAUL, P
    IEE REVIEW, 1994, 40 (06): : 263 - 266
  • [27] A LATERAL SILICON-ON-INSULATOR BIPOLAR-TRANSISTOR WITH A SELF-ALIGNED BASE CONTACT
    STURM, JC
    MCVITTIE, JP
    GIBBONS, JF
    PFEIFFER, L
    IEEE ELECTRON DEVICE LETTERS, 1987, 8 (03) : 104 - 106
  • [28] Ge-on-Insulator Lateral Bipolar Transistors
    Yau, J. -B.
    Yoon, J.
    Cai, J.
    Ning, T. H.
    Chan, K. K.
    Engelmann, S. U.
    Park, D. -G.
    Mo, R. T.
    Shahidi, G.
    2016 IEEE BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING (BCTM), 2016, : 130 - 133
  • [29] RADIATION-HARDENED SILICON-ON-INSULATOR COMPLEMENTARY JUNCTION FIELD-EFFECT TRANSISTORS.
    Tsaur, Bor-Yeu
    Choi, Hong K.
    1600, (EDL-7):
  • [30] An Analytical Avalanche Multiplication Model for Partially Depleted Silicon-on-Insulator SiGe Heterojunction Bipolar Transistors
    Xu Xiao-Bo
    Zhang He-Ming
    CHINESE PHYSICS LETTERS, 2011, 28 (07)