共 50 条
- [1] An accuracy enhanced error tolerant adder with carry prediction for approximate computing [J]. IEIE Transactions on Smart Processing and Computing, 2019, 8 (04): : 324 - 330
- [2] Approximate Conditional Carry Adder for Error Tolerant Applications [J]. 2016 20TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2016,
- [3] Carry based approximate full adder for low power approximate computing [J]. 2019 7TH INTERNATIONAL CONFERENCE ON SMART COMPUTING & COMMUNICATIONS (ICSCC), 2019, : 188 - 191
- [4] A Novel Approximate Adder Design Using Error Reduced Carry Prediction and Constant Truncation [J]. IEEE ACCESS, 2021, 9 : 119939 - 119953
- [5] Exploiting Approximate Computing for Low-Cost Fault Tolerant Architectures [J]. 2019 32ND SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2019), 2019,
- [6] A Low-Cost Fault-Tolerant Technique for Carry Look-Ahead Adder [J]. 2009 15TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, 2009, : 217 - 222
- [7] An asynchronous high-performance approximate adder with low-cost error correction [J]. Journal of Information Science and Engineering, 2020, 36 (01): : 1 - 12
- [9] Low Power Approximate Multiplier Using Error Tolerant Adder [J]. 2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020), 2020, : 298 - 299
- [10] Design of a Low-Cost Approximate Adder with a Zero Truncation [J]. 2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020), 2020, : 69 - 70