共 50 条
- [1] A Two-step Impedance Measurement Method using One Port Technique with VNA PROCEEDINGS OF 2019 IEEE 2ND INTERNATIONAL CONFERENCE ON ELECTRONIC INFORMATION AND COMMUNICATION TECHNOLOGY (ICEICT 2019), 2019, : 457 - 460
- [2] Identification method of parasitic inductances in a power electronics circuit board using TDR IEEJ Trans. Ind Appl., 1600, 8 (1036-1041):
- [3] Effect of parasitic loop on strap-down seeker and compensated with identification method Xi Tong Gong Cheng Yu Dian Zi Ji Shu/Systems Engineering and Electronics, 2013, 35 (08): : 1717 - 1722
- [4] Development of RF Power Sensor Measurement System Using VNA Method and Heating Block MAPAN, 2023, 38 : 805 - 813
- [6] Development of RF Power Sensor Measurement System Using VNA Method and Heating Block MAPAN-JOURNAL OF METROLOGY SOCIETY OF INDIA, 2023, 38 (04): : 805 - 813
- [8] A New Data Fitting Method for Parasitic Impedances of Power Transistor Packages using Two-Port S-Parameter Measurements 2022 IEEE 7TH SOUTHERN POWER ELECTRONICS CONFERENCE, SPEC, 2022,
- [9] Extraction of Loop Inductances of SiC Half-Bridge Power Module Using An Improved Two-port Network Method IECON 2018 - 44TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2018, : 1204 - 1208