Implementation of Improved Sorted QR Decomposition on FPGA

被引:0
|
作者
Chen, Jian [1 ,2 ]
Zhuang, Yaoyu [1 ,2 ]
Yang, Dan [1 ,2 ]
Zhang, Junjie [1 ,2 ]
机构
[1] School of Communication & Information Engineering, Shanghai University, Shanghai,200444, China
[2] Key Laboratory of Specialty Fiber and Optics Access Networks, Shanghai University, Shanghai,200444, China
关键词
MATLAB - MIMO systems - Signal detection;
D O I
10.16339/j.cnki.hdxbzkb.2022351
中图分类号
学科分类号
摘要
引用
收藏
页码:8 / 16
相关论文
共 50 条
  • [1] Implementation of Givens QR-decomposition in FPGA
    Sergyienko, A
    Maslennikov, O
    [J]. PARALLEL PROCESSING APPLIED MATHEMATICS, 2002, 2328 : 458 - 465
  • [2] FPGA Implementation of Complex-Valued QR Decomposition
    Alhamed, Abdulrahman
    Alshebeili, Saleh
    [J]. 2016 5TH INTERNATIONAL CONFERENCE ON ELECTRONIC DEVICES, SYSTEMS AND APPLICATIONS (ICEDSA), 2016,
  • [3] High-Throughput FPGA Implementation of QR Decomposition
    Munoz, Sergio D.
    Hormigo, Javier
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (09) : 861 - 865
  • [4] FPGA Implementation of QR Decomposition Using MGS Algorithm
    Boonpoonga, Akkarat
    Janyavilas, Sompop
    Sirisuk, Phaophak
    Krairiksh, Monai
    [J]. RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2010, 5992 : 394 - +
  • [5] VLSI implementation of a high-speed iterative sorted MMSE QR decomposition
    Luethi, P.
    Burg, A.
    Haene, S.
    Perels, D.
    Felber, N.
    Fichtner, W.
    [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1421 - 1424
  • [6] Implementation of a QR Decomposition Processor using Walke Mapping on FPGA
    Camarda, Federico D.
    Alpago, Octavio
    Alvarez, Nicolas
    Zacchigna, Federico
    Lutenberg, Ariel
    [J]. 2016 IEEE BIENNIAL CONGRESS OF ARGENTINA (ARGENCON), 2016,
  • [7] FPGA Implementation of Fast QR Decomposition Based on Givens Rotation
    Aslan, Semih
    Niu, Sufeng
    Saniie, Jafar
    [J]. 2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 470 - 473
  • [8] Throughput/Area Efficient FPGA Implementation of QR Decomposition for MIMO Systems
    Zhao, Wei
    Lin, Jianqiang
    Chan, Shing-Chow
    [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING (DSP), 2016, : 522 - 526
  • [9] Design and VLSI Implementation of a Sorted MMSE QR Decomposition for 4 x 4 MIMO Detectors
    Sun, Lu
    Wu, Bin
    Ye, Tianchun
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2021, E104A (04) : 762 - 767
  • [10] A Truly Two-Dimensional Systolic Array FPGA Implementation of QR Decomposition
    Wang, Xiaojun
    Leeser, Miriam
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2009, 9 (01) : 3