Fabrication of the Highly Ordered Silicon Nanocone Array With Sub-5 nm Tip Apex by Tapered Silicon Oxide Mask

被引:1
|
作者
Pan, Aixi [1 ]
Zhu, Chenxu [1 ]
Yan, Zheng [1 ]
Zhu, Xiaoli [1 ]
Liu, Zhongyi [2 ]
Cui, Bo [1 ]
机构
[1] Univ Waterloo, Elect & Comp Engn Dept, Waterloo, ON N2L 3G1, Canada
[2] Univ Waterloo, Chem Engn Dept, Waterloo, ON, Canada
基金
加拿大创新基金会;
关键词
Non-switching pseudo-Bosch process; Si nanocone array; tapered SiO2 mask; sub-5 nm tip; wet etch; FIELD-EMISSION;
D O I
10.1109/TSM.2024.3372521
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In view of the wide range of applications for ultra-sharp silicon (Si) nanocones, extensive research has been conducted on their fabrication processes. However, these conventional methods pose challenges in terms of achieving uniformity, controllability, and cost-efficiency. This study presents a novel approach to fabricating Si nanocone structures through reactive ion etching (RIE) using a tapered silicon dioxide mask, followed by thermal oxidation sharpening to reduce the apex diameter to 4 nm. Here the tapered SiO2 mask with a smooth sidewall was created through a combination of RIE and a buffered oxide etchant (BOE) etching. The lithography of the oxide mask is achieved using a cost-effective (compared to electron beam lithography) maskless aligner system (MLA). Subsequently, a non-switching pseudo-Bosch process, employing sulfur hexafluoride (SF6) gas and octafluorocyclobutane (C4F8) gas, is utilized for the etching the Si nanocone structures, resulting in an average apex diameter of 30 nm. Finally, thermal oxidation followed by oxide removal further sharpens these cones to 4 nm.
引用
收藏
页码:160 / 165
页数:6
相关论文
共 30 条
  • [21] Fabrication of sub-10 nm silicon carbon nitride resonators using a hydrogen silsesquioxane mask patterned by electron beam lithography
    Mohammad, M. A.
    Dew, S. K.
    Evoy, S.
    Stepanova, M.
    MICROELECTRONIC ENGINEERING, 2011, 88 (08) : 2338 - 2341
  • [22] A tunable sub-100 nm silicon nanopore array with an AAO membrane mask: reducing unwanted surface etching by introducing a PMMA interlayer
    Lim, Namsoo
    Pak, Yusin
    Kim, Jin Tae
    Hwang, Youngkyu
    Lee, Ryeri
    Kumaresan, Yogeenth
    Myoung, NoSoung
    Ko, Heung Cho
    Jung, Gun Young
    NANOSCALE, 2015, 7 (32) : 13489 - 13494
  • [23] Spectroscopic characterization of stress-induced leakage current in sub 5-nm-thick silicon oxide film
    Komiya, K
    Omura, Y
    JOURNAL OF APPLIED PHYSICS, 2002, 92 (05) : 2593 - 2601
  • [24] Influence of silicon wafer loading ambient on chemical composition and thickness uniformity of sub-5-nm-thick oxide films
    Endoh, T
    Kimura, Y
    Lenski, M
    Masuoka, F
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2001, 40 (12): : 7023 - 7028
  • [25] Influence of silicon wafer loading ambient on chemical composition and thickness uniformity of sub-5-nm-thick oxide films
    Endoh, Tetsuo
    Kimura, Yasutaka
    Lenski, Markus
    Masuoka, Fujio
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2001, 40 (12): : 7023 - 7028
  • [26] Characteristics of solid-phase diffused ultra-shallow junction using phosphorus doped silicon oxide films for fabrication of sub-100 nm SOI MOSFET
    Cho, WJ
    Im, K
    Yang, JH
    Oh, J
    Lee, S
    JOURNAL OF MATERIALS SCIENCE, 2004, 39 (05) : 1819 - 1821
  • [27] Characteristics of solid-phase diffused ultra-shallow junction using phosphorus doped silicon oxide films for fabrication of sub-100 nm SOI MOSFET
    Won-ju Cho
    Kiju Im
    Jong-Heon Yang
    Jihun Oh
    Seongjae Lee
    Kyoungwan Park
    Journal of Materials Science, 2004, 39 : 1819 - 1821
  • [28] First Monolithic Integration of Ge P-FETs and InAs N-FETs on Silicon Substrate: Sub-120 nm III-V Buffer, Sub-5 nm Ultra-thin Body, Common Raised S/D, and Gate Stack Modules
    Yadav, Sachin
    Tan, Kian-Hua
    Annie
    Goh, Kian Hui
    Subramanian, Sujith
    Low, Kain Lu
    Chen, Nanyan
    Jia, Bowen
    Yoon, Soon-Fatt
    Liang, Gengchiau
    Gong, Xiao
    Yeo, Yee-Chia
    2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,
  • [29] Fabrication of sub-20 nm MoS2 horizontal nanowire on silicon substrates by inclusion of precursors into polystyrene-b-polyethylene oxide nanopatterns: Detailed structural investigation
    Tandra Ghoshal
    Michael A. Morris
    Nano Research, 2024, 17 : 2145 - 2153
  • [30] Fabrication of sub-20 nm MoS2 horizontal nanowire on silicon substrates by inclusion of precursors into polystyrene-b-polyethylene oxide nanopatterns: Detailed structural investigation
    Ghoshal, Tandra
    Morris, Michael A.
    NANO RESEARCH, 2024, 17 (03) : 2145 - 2153