Design challenges for a new mostly digital VCO-based delta-sigma modulator

被引:0
|
作者
Jamshidi, Paria [1 ]
Maymandi-Nejad, Mohammad [1 ]
机构
[1] Ferdowsi Univ Mashhad, Dept Engn, Azadi Sq, Mashhad, Iran
关键词
voltage-controlled oscillators; closed loop systems; delta-sigma modulation; low-power electronics; digital VCO-based delta-sigma modulator; digital elements; VCO-based integrator; reference signal generation; feedback loop; input signal swing; noise folding effects; closed-loop continuous time delta-sigma modulation; power consumption reduction; ADC; INTEGRATOR; SPECTRUM; NOISE;
D O I
10.1049/iet-cds.2018.5312
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This study presents an architecture and study of closed-loop continuous time delta-sigma modulation utilising only voltage-controlled oscillators (VCOs) and digital elements. It incorporates a VCO-based integrator in which the offset due to the carrier frequency (f(c)) is digitally subtracted. Unlike some prior structures, an extra VCO for reference signal generation is not necessary which can lead to a reduction in power consumption, area and noise. In addition, in comparison to a recently reported structure, the VCO is placed inside the feedback loop, so the input signal swing of the VCO is decreased and the linearity is improved. However, the proposed structure suffers from two noise folding effects at low frequencies which degrade the dynamic range of the modulator. These two noise folding effects will be analysed and it will be shown that these problems can be tackled by the right choice of f(c) and appropriate design. Behavioural simulations are done for the proposed structure to confirm the structure's performance.
引用
收藏
页码:259 / 265
页数:7
相关论文
共 50 条
  • [11] Charge pump- and VCO-based second-order delta-sigma ADC
    Xing, Xinpeng
    Zhu, Peng
    Liu, Hui
    Liu, Ye
    Gielen, Georges
    ELECTRONICS LETTERS, 2016, 52 (17) : 1432 - 1433
  • [12] Passive 3rd Order Delta-Sigma ADC with VCO-based Quantizer
    Sadollahi, Mahmoud
    Temes, Gabor C.
    2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 743 - 746
  • [13] Time-domain Continuous-time Delta-sigma Modulator using VCO-based Integrator and GRO-based Quantizer
    Lee, Eunsang
    Han, Jaeduk
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2022, 22 (04) : 259 - 265
  • [14] Linearity Enhancement of VCO-Based Continuous-Time Delta-Sigma ADCs Using Digital Feedback Residue Quantization
    Choi, Moo-Yeol
    Kong, Bai-Sun
    ELECTRONICS, 2021, 10 (22)
  • [15] Delta-sigma modulator based analog multiplier with digital output
    Diwakar, Krishna M.
    Senthilpari, Chinnaiyan
    Singh, Ajay Kumar
    Soong, Lim Way
    Recent Patents on Electrical Engineering, 2009, 2 (02): : 161 - 164
  • [16] Fully digital feedforward delta-sigma modulator
    Gharbiya, A
    Johns, DA
    2005 PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2005, : 71 - 74
  • [17] Delta-Sigma Modulator based multiplier
    Diwakar, K.
    Senthilpari, C.
    Soong, Lim Way
    Singh, Ajay Kumar
    IEICE ELECTRONICS EXPRESS, 2009, 6 (06): : 322 - 328
  • [18] Continuous Time Sigma-Delta Modulator with VCO-based integrators and optimized NTF zeros
    Medina, Victor
    Mabel Alvero-Gonzalez, Leidy
    Gutierrez, Eric
    Paton, Susana
    Hernandez, Luis
    2019 26TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2019, : 470 - 473
  • [19] A Mostly-Digital Variable-Rate Continuous-Time Delta-Sigma Modulator ADC
    Taylor, Gerry
    Galton, Ian
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (12) : 2634 - 2646
  • [20] A Synthesizable 0.0060mm2 VCO-Based Delta Sigma Modulator with Digital Tri-level Feedback Scheme
    Wang, Jue
    Yang, Zhenyu
    Wang, Jiawei
    Cheng, Xu
    Han, Jun
    Zeng, Xiaoyang
    IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC 2021), 2021,