Implementation of sub-100 nm vertical channel-all-around(CAA) thin-film transistor using thermal atomic layer deposited IGZO channel

被引:0
|
作者
Yuting Chen [1 ]
Xinlv Duan [2 ]
Xueli Ma [1 ]
Peng Yuan [1 ]
Zhengying Jiao [1 ]
Yongqing Shen [1 ]
Liguo Chai [1 ]
Qingjie Luan [1 ]
Jinjuan Xiang [1 ]
Di Geng [2 ]
Guilei Wang [1 ]
Chao Zhao [1 ]
机构
[1] Beijing Superstring Academy of Memory Technology
[2] State Key Laboratory of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics, Chinese Academy of
关键词
D O I
暂无
中图分类号
TB383.2 []; TN321.5 [];
学科分类号
摘要
In–Ga–Zn–O(IGZO) channel based thin-film transistors(TFT), which exhibit high on–off current ratio and relatively high mobility, has been widely researched due to its back end of line(BEOL)-compatible potential for the next generation dynamic random access memory(DRAM) application. In this work, thermal atomic layer deposition(TALD) indium gallium zinc oxide(IGZO) technology was explored. It was found that the atomic composition and the physical properties of the IGZO films can be modulated by changing the sub-cycles number during atomic layer deposition(ALD) process. In addition, thin-film transistors(TFTs) with vertical channel-all-around(CAA) structure were realized to explore the influence of different IGZO films as channel layers on the performance of transistors. Our research demonstrates that TALD is crucial for high density integration technology, and the proposed vertical IGZO CAA-TFT provides a feasible path to break through the technical problems for the continuous scale of electronic equipment.
引用
收藏
页码:43 / 48
页数:6
相关论文
共 50 条
  • [31] Enhancing transparent thin-film transistor device performances by using a Ti-doped GaZnO channel layer
    Liu, Wei-Sheng
    Wang, Yu-Ming
    RSC ADVANCES, 2015, 5 (126) : 104392 - 104399
  • [32] Implementation of In-Ga-Zn-O Thin-Film Transistors with Vertical Channel Structures Designed with Atomic-Layer Deposition and Silicon Spacer Steps
    Choi, Se-Na
    Yoon, Sung-Min
    ELECTRONIC MATERIALS LETTERS, 2021, 17 (06) : 485 - 492
  • [33] Design and analysis of IGZO thin film transistor for AMOLED pixel circuit using double-gate tri active layer channel
    Dargar, Shashi K.
    Srivastava, Viranjay M.
    HELIYON, 2019, 5 (04)
  • [34] Rutile TiO2 active-channel thin-film transistor using rapid thermal annealing
    Kim, Sung-Jin
    Heo, Kwan-Jun
    Yoo, Su Chang
    Choi, Seong Gon
    Chang, Seung Wook
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2014, 65 (07) : 1118 - 1121
  • [35] Rutile TiO2 active-channel thin-film transistor using rapid thermal annealing
    Sung-Jin Kim
    Kwan-Jun Heo
    Su Chang Yoo
    Seong Gon Choi
    Seung Wook Chang
    Journal of the Korean Physical Society, 2014, 65 : 1118 - 1121
  • [36] Impact of Strategic Approaches for Improving the Device Performance of Mesa-shaped Nanoscale Vertical-Channel Thin-Film Transistors Using Atomic-Layer Deposited In-Ga-Zn-O Channel Layers
    Ahn, Hyun-Min
    Kwon, Young-Ha
    Seong, Nak-Jin
    Choi, Kyu-Jeong
    Hwang, Chi-Sun
    Yoon, Sung-Min
    ELECTRONIC MATERIALS LETTERS, 2022, 18 (03) : 294 - 303
  • [37] Effects of In/Zn composition on the Performance of Ultra-thin Atomic Layer Deposited InxZn1-xO Channel Thin-Film Transistors
    Liang, Yan-Kui
    Zheng, June-Yang
    Lin, Jing-Wei
    Hua, Yi Miao
    Chou, Tsung-Te
    Lu, Chun-Chieh
    Huang, Huai-Ying
    Lin, Yu-Ming
    Kei, Chi-Chung
    Chang, Edward-Yi
    Lin, Chun-Hsiung
    2023 7TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM, 2023,
  • [38] Improvement in Short-Channel Effects and Bias-Stress Stability of Vertical Thin-Film Transistors Using Atomic-Layer-Deposited In-Ga-Sn-O Channels
    Noh, Shin-Ho
    Kim, Hyo-Eun
    Kwon, Young Ha
    Seong, Nak-Jin
    Choi, Kyujeong
    Hwang, Chi-Sun
    Han, Gyu-Ho
    Sung, Seung-Yeon
    Jung, Goo-Eun
    Yoon, Sung Min
    ACS APPLIED ELECTRONIC MATERIALS, 2023, 5 (12) : 6668 - 6676
  • [39] Formation of sub-micrometer polycrystalline-SiGe thin-film transistors by using a thinned channel layer
    Juang, Miin-Horng
    Chang, C. W.
    Huang, C. W.
    Wang, J. L.
    Shye, D. C.
    Hwang, C. C.
    Jang, S. L.
    SOLID-STATE ELECTRONICS, 2010, 54 (03) : 303 - 306
  • [40] Promotion of Processability in a p-Type Thin-Film Transistor Using a Se-Te Alloying Channel Layer
    Choi, Kyunghee
    Nam, Sooji
    Kim, Yong-Hae
    Oh, Himchan
    Kim, Inseo
    Lee, Kimoon
    Cho, Sung Haeng
    ACS APPLIED MATERIALS & INTERFACES, 2024, 16 (18) : 23459 - 23466