Design, analysis and test of high-frequency interconnections in 2.5D package with silicon interposer

被引:0
|
作者
任晓黎 [1 ]
庞诚 [1 ,2 ]
秦征 [1 ,2 ]
平野 [1 ,2 ]
姜峰 [1 ]
薛恺 [1 ]
刘海燕 [1 ]
于大全 [2 ]
机构
[1] Institute of Microelectronics, Chinese Academy of
关键词
D O I
暂无
中图分类号
TN405 [制造工艺];
学科分类号
摘要
An interposer test vehicle with TSVs(through-silicon vias) and two redistribute layers(RDLs) on the top side for 2.5D integration was fabricated and high-frequency interconnections were designed in the form of coplanar waveguide(CPW) and micro strip line(MSL) structures. The signal transmission structures were modeled and simulated in a 3D EM tool to estimate the S-parameters. The measurements were carried out using the vector network analyzer(VNA). The simulated results of the transmission lines on the surface of the interposer without TSVs showed good agreement with the simulated results, while the transmission structures with TSVs showed significant offset between simulation and test results. The parameters of the transmission structures were changed,and the results were also presented and discussed in this paper.
引用
收藏
页码:117 / 123
页数:7
相关论文
共 50 条
  • [41] Signal and Power Integrity Analysis in 2.5D Integrated Circuits (ICs) with Glass, Silicon and Organic Interposer
    Kim, Youngwoo
    Cho, Jonghyun
    Kim, Kiyeong
    Sundaram, Venky
    Tummala, Rao
    Kim, Joungho
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 738 - 743
  • [42] A comprehensive numerical analysis for preventing cracks in 2.5D glass interposer
    Le, Xuan-Bach
    Choa, Sung-Hoon
    JOURNAL OF MECHANICAL SCIENCE AND TECHNOLOGY, 2024, 38 (06) : 3027 - 3037
  • [43] Design and Fabrication of 2.5D Cryogenic Interposer With Integrated Superconducting TSVs and Resonators
    Li, HongYu
    Chui, King-Jien
    Goh, Simon Chun Kiat
    Budoyo, Rangga Perdana
    Nguyen Hoang Long
    Yong Chyn Ng
    Lau, Daniel
    Jaafar, B. N.
    Tan, Yuanzheng Paul
    Dumke, Rainer
    PROCEEDINGS OF THE IEEE 74TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC 2024, 2024, : 458 - 463
  • [44] Imitation chip design based on TSV 2.5D package
    Gao Nayan
    Cao Yuyuan
    Zhu Yuan
    Ming Xuefei
    2015 16TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, 2015,
  • [45] Study for realization of the next generation high density RDL packaging for 2.5D large silicon interposer.
    Mizutani, Masaki
    Shelton, Douglas
    Tokuyama, Yusuke
    Shiozawa, Noriyuki
    Murakami, Mizuma
    Suda, Hiromi
    Shinoda, Ken-Ichiro
    Mori, Ken-Ichiro
    PROCEEDINGS OF THE IEEE 74TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC 2024, 2024, : 293 - 298
  • [46] SIGNAL AND POWER INTEGRITY DESIGN OF 2.5D HBM (HIGH BANDWIDTH MEMORY MODULE) ON SI INTERPOSER
    Cho, Kyungjun
    Lee, Hyunsuk
    Kim, Joungho
    2016 PAN PACIFIC MICROELECTRONICS SYMPOSIUM (PAN PACIFIC), 2016,
  • [47] Thermo-compression Bonding for 2.5D Fine Pitch Copper Pillar Bump Interconnections on TSV interposer
    Lim, Sharon Pei-Siang
    Ding, Mian Zhi
    Velez, Sorono Dexter
    Cereno, Daniel Ismael
    Lin, Jong Kai
    Rao, Vempati Srinivasa
    2014 IEEE 16TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2014, : 394 - 399
  • [48] Design and Analysis of On-package Inductor of an Integrated Voltage Regulator for High-Q Factor and EMI Shielding in Active Interposer based 2.5D/3D ICs
    Kim, Subin
    Jeong, Seungtaek
    Sim, Boogyo
    Lee, Seongsoo
    Park, Hyunwook
    Kim, Haeyeon
    Kim, Joungho
    2021 JOINT IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SIGNAL & POWER INTEGRITY, AND EMC EUROPE (EMC+SIPI AND EMC EUROPE), 2021, : 498 - 503
  • [49] Design, fabrication, and radio frequency property evaluation of a through-glass-via interposer for 2.5D radio frequency integration
    Cai, Han
    Yan, Jun
    Ma, Shenglin
    Luo, Rongfeng
    Xia, Yanming
    Li, Jiwei
    Hu, Liulin
    He, Shuwei
    Tang, Zhongjun
    Jin, Yufeng
    Wang, Wei
    Chen, Jing
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2019, 29 (07)
  • [50] Efficient Test Length Reduction Techniques for Interposer-Based 2.5D ICs
    Lu, Shyue-Kung
    Li, Huai-Min
    Hashizume, Masaki
    Hong, Jin-Hua
    Tsai, Zheng-Ru
    2014 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2014,