Design, analysis and test of high-frequency interconnections in 2.5D package with silicon interposer

被引：0

作者：

任晓黎 ^{[1
]}

庞诚 ^{[1
,2
]}

秦征 ^{[1
,2
]}

平野 ^{[1
,2
]}

姜峰 ^{[1
]}

薛恺 ^{[1
]}

刘海燕 ^{[1
]}

于大全 ^{[2
]}

机构：

[1] Institute of Microelectronics, Chinese Academy of

来源：

Journal of Semiconductors | 2016年 / 37卷 / 04期

关键词：

D O I：

暂无

中图分类号：

TN405 [制造工艺];

学科分类号：

摘要：

An interposer test vehicle with TSVs(through-silicon vias) and two redistribute layers(RDLs) on the top side for 2.5D integration was fabricated and high-frequency interconnections were designed in the form of coplanar waveguide(CPW) and micro strip line(MSL) structures. The signal transmission structures were modeled and simulated in a 3D EM tool to estimate the S-parameters. The measurements were carried out using the vector network analyzer(VNA). The simulated results of the transmission lines on the surface of the interposer without TSVs showed good agreement with the simulated results, while the transmission structures with TSVs showed significant offset between simulation and test results. The parameters of the transmission structures were changed,and the results were also presented and discussed in this paper.

引用

页码：117 / 123

页数：7

共 50 条

[1] Design, analysis and test of high-frequency interconnections in 2.5D package with silicon interposer
任晓黎
庞诚
秦征
平野
姜峰
薛恺
刘海燕
于大全
Journal of Semiconductors, 2016, (04) : 117 - 123
[2] Design, analysis and test of high-frequency interconnections in 2.5D package with silicon interposer
Ren Xiaoli
Pang Cheng
Qin Zheng
Ping Ye
Jiang Feng
Xue Kai
Liu Haiyan
Yu Daquan
JOURNAL OF SEMICONDUCTORS, 2016, 37 (04)
[3] Full Channel Simulation for High Speed 2.5D Package with Silicon Interposer
Ping, Ye
Wang, Zhi
Liu, Xiaoyang
Yu, Daquan
2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 525 - +
[4] Warpage Control of Silicon Interposer for 2.5D Package Application
Murayama, Kei
Aizawa, Mitsuhiro
Hara, Koji
Sunohara, Masahiro
Miyairi, Ken
Mori, Kenichi
Charbonnier, Jean
Assous, Myriam
Bally, Jean-Philippe
Simon, Gilles
Higashi, Mitsutoshi
2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 879 - 884
[5] High Bandwidth Application on 2.5D IC Silicon Interposer
Wang, Chen-Chao
Cheng, Hung-Hsiang
Chung, Ming-Feng
Pan, Po-Chih
Ho, Cheng-Yu
Chiu, Chi-Tsung
Hung, Chih-Pin
2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 568 - 572
[6] Comparative Study of Transmission Lines Design for 2.5D Silicon Interposer
Pan, Siming
Achkir, Brice
2013 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2013, : 312 - 316
[7] Mitigation of Warpage for Large 2.5D through Silicon Interposer (TSI) Package Assembly
Ding, Mian Zhi
Chen, Zhaohui
Lim, Sharon Pei Siang
Rao, Vempati Srinivasa
Lin, Jong-Kai
2015 IEEE 17TH ELECTRONICS PACKAGING AND TECHNOLOGY CONFERENCE (EPTC), 2015,
[8] Low Cost, High Performance, and High Reliability 2.5D Silicon Interposer
Sundaram, Venky
Chen, Qiao
Wang, Tao
Lu, Hao
Suzuki, Yuya
Smet, Vanessa
Kobayashi, Makoto
Pulugurtha, Raj
Tummala, Rao
2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 342 - 347
[9] High Bandwidth Interconnect Design Opportunities in 2.5D Through-Silicon Interposer (TSI)
Weerasekera, Roshan
Chang, Ka Fai
Zhang, Songbai
Katti, Guruprasad
Li, Hong Yu
Dutta, Rahul
Cubillo, Joseph Romen
PROCEEDINGS OF THE 2016 IEEE 18TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2016, : 241 - 244
[10] Active Through-Silicon Interposer Based 2.5D IC Design, Fabrication, Assembly and Test
Jayabalan, Jayasanker
Chidambaram, Vivek
Siang, Sharon Lim Pei
Wang Xiangyu
Chinq, Jong Ming
Bhattacharya, Surya
2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 587 - 593

← 1 2 3 4 5 →