A 5 Gb/s low power current-mode transmitter with pre-emphasis for serial links

被引:0
|
作者
吕俊盛
巨浩
叶茂
张锋
赵建中
周玉梅
机构
[1] Institute of Microelectronics
[2] Chinese Academy of
关键词
D O I
暂无
中图分类号
TN830 [一般性问题];
学科分类号
摘要
<正>A multi-standard compatible transmitter with pre-emphasis for high speed serial links is presented. Based on the comparison between voltage mode(VM) and current mode(CM) output driver architectures,a low power CM output driver with reverse scaling and bias current filtering technique is proposed.A 2-tap pre-emphasis filter is used to reduce the intersymbol interference caused by the low-pass channel,and a high speed,low power combined serializer is implemented to convert 10 bit parallel data into a serial data stream.The whole transmitter is fabricated in 65 nm 1.2 V/2.5 V CMOS technology.It provides an eye height greater than 800 mV for data rates of both 2.5 Gb/s and 5 Gb/s.The output root mean square jitter of the transmitter at 5 Gb/s is only 9.94 ps without pre-emphasis.The transmitter consumes 41.2 mA at 5 Gb/s and occupies only 240×140μm2.
引用
收藏
页码:128 / 134
页数:7
相关论文
共 50 条
  • [41] CMOS transmitter using pulse-width modulation pre-emphasis achieving 33dB loss compensation at 5-Gb/s
    Schrader, J.H.R. (j.h.r.schrader@utwente.nl), 2005, (Institute of Electrical and Electronics Engineers Inc.):
  • [42] A 3.4Gbps Transmitter for Multi-Serial Data Communication using Pre-emphasis Method
    Kim, Kangjik
    Jung, Kisang
    Park, Chimin
    Park, Wonki
    Lee, Sungchul
    Cho, Seongik
    CISST'10: PROCEEDINGS OF THE 4TH WSEAS INTERNATIONAL CONFERENCE ON CIRCUITS, SYSTEMS, SIGNAL AND TELECOMMUNICATIONS, 2009, : 153 - +
  • [43] A 10-GB/S BACKPLANE TRANSMITTER WITH A FIR PRE-EMPHASIS EQUALIZER TO SUPPRESS ISI AT DATA CENTERS AND EDGES SIMULTANEOUSLY
    Chen, Dianyong
    Wang, Bo
    Liang, Bangli
    Kwasniewski, Tad
    2009 IEEE 22ND CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1 AND 2, 2009, : 279 - 282
  • [44] CMOS transmitter using pulse-width modulation pre-emphasis achieving 33dB loss compensation at 5-Gb/s
    Schrader, JHR
    Klumperink, EAM
    Visschers, JL
    Nauta, B
    2005 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2005, : 388 - 391
  • [45] A 2-tap 40-Gb/s 4-PAM Transmitter With Level Selection Based Pre-emphasis
    Wang, Yang
    Gai, Weixin
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 333 - 336
  • [46] A 5-Gbps Low-Power Low-Jitter Voltage-Mode Transmitter with Two-Tap Pre-emphasis and Impedance Calibration in 65-nm CMOS
    Lv, Junsheng
    Tian, Ze
    Shao, Gang
    IEEJ TRANSACTIONS ON ELECTRICAL AND ELECTRONIC ENGINEERING, 2016, 11 : S101 - S107
  • [47] A 5 Gb/s low area CDR for embedded clock serial links
    Li, You
    Lu, Junsheng
    Zhou, Yumei
    Zhao, Jianzhong
    Chen, Yuhu
    Zhang, Feng
    JOURNAL OF SEMICONDUCTORS, 2015, 36 (02)
  • [48] A 5 Gb/s low area CDR for embedded clock serial links
    李优
    吕俊盛
    周玉梅
    赵建中
    陈玉虎
    张锋
    Journal of Semiconductors, 2015, (02) : 148 - 154
  • [49] A 5 Gb/s low area CDR for embedded clock serial links
    李优
    吕俊盛
    周玉梅
    赵建中
    陈玉虎
    张锋
    Journal of Semiconductors, 2015, 36 (02) : 148 - 154
  • [50] A 16/32-Gb/s/pin Dual-Mode Single-Ended Transmitter with Pre-Emphasis FFE and RLMEnhanced ZQ Calibration for Memory Interfaces
    Wang, Xiaofei
    Jin, Jing
    Liu, Xiaoming
    Yang, Zhaolin
    Wang, Shan
    Zhou, Jianjun
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,