RISE TIME OPTIMIZATION OF HIGH-SPEED DIGITAL FANOUT CIRCUITS

被引:0
|
作者
BARNA, A
机构
关键词
D O I
10.1109/JSSC.1969.1049978
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:159 / &
相关论文
共 50 条
  • [1] OPTIMIZATION OF HIGH-SPEED DIGITAL CIRCUITS
    ESHRAGHIAN, K
    MICROPROCESSING AND MICROPROGRAMMING, 1991, 32 (1-5): : 59 - 60
  • [2] HIGH-SPEED DIMOS DIGITAL CIRCUITS
    HORNINGER, K
    POMPER, M
    KELLER, H
    SIEMENS FORSCHUNGS-UND ENTWICKLUNGSBERICHTE-SIEMENS RESEARCH AND DEVELOPMENT REPORTS, 1980, 9 (06): : 334 - 338
  • [3] HIGH-SPEED JOSEPHSON DIGITAL CIRCUITS
    HASUO, S
    KOTANI, S
    FUJIMAKI, N
    IMAMURA, T
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1987, 134 (8B) : C428 - C428
  • [4] ON HIGH-SPEED DIGITAL LOGIC CIRCUITS
    KUROYANA.N
    ELECTRONICS & COMMUNICATIONS IN JAPAN, 1966, 49 (11): : 372 - &
  • [5] HIGH-SPEED DIGITAL CIRCUITS FOR JOSEPHSON COMPUTERS
    HASUO, S
    CRYOGENICS, 1990, 30 : 9 - 16
  • [6] CONNECTORS IN VERY HIGH-SPEED DIGITAL CIRCUITS
    HORNA, OA
    IEEE TRANSACTIONS ON PARTS HYBRIDS AND PACKAGING, 1973, PHP9 (04): : 256 - 261
  • [7] MULTIOBJECTIVE OPTIMIZATION USING ANALYTICAL MODELS OF GAAS HIGH-SPEED DIGITAL CIRCUITS
    GOMEZ, L
    HERNANDEZ, A
    NUNEZ, A
    MICROPROCESSING AND MICROPROGRAMMING, 1993, 39 (2-5): : 267 - 270
  • [8] Prototype testing of high-speed CMOS digital circuits
    Schindler, V
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 160 - 163
  • [9] HIGH-SPEED GAAS DIGITAL INTEGRATED-CIRCUITS
    AKIYAMA, M
    NISHI, S
    KAWAKAMI, Y
    IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (09) : 1165 - 1170
  • [10] JOSEPHSON INTEGRATED-CIRCUITS .2. HIGH-SPEED DIGITAL CIRCUITS
    HASUO, S
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 1991, 27 (01): : 28 - 58