NEW HARDWARE SCHEME SUPPORTING PRECISE EXCEPTION HANDLING FOR OUT-OF-ORDER EXECUTION

被引：0
|
作者：
HWANG, GC
KYUNG, CM
机构：
[1] Department of Electrical Engineering, KAIST
来源：
ELECTRONICS LETTERS | 1994年 / 30卷 / 01期
关键词：
COMPUTER ARCHITECTURE; PARALLEL ARCHITECTURES;
D O I：
10.1049/el:19940022
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A new hardware scheme is proposed to resolve data and control hazards and assure precise exception on out-of-order execution in a microarchitecture with multiple pipelined functional units. The core of the proposed hardware is a register file called CARE, which is made of CAM (content-addressable memory), with an efficient state-transition mechanism for precise exception handling and prompt branch misprediction recovery.
引用
收藏
页码：16 / 17
页数：2
相关论文
共 50 条
  • [41] Verification of an advanced Mips-type out-of-order execution algorithm
    Arons, T
    COMPUTER AIDED VERIFICATION, 2004, 3114 : 414 - 426
  • [42] A 600MHz superscalar RISC microprocessor with out-of-order execution
    Gieseke, BA
    Allmon, RL
    Bailey, DW
    Benschneider, BJ
    Britton, SM
    Clouser, JD
    Fair, HR
    Farrell, JA
    Gowan, MK
    Houghton, CL
    Keller, JB
    Lee, TH
    Leibholz, DL
    Lowell, SC
    Matson, MD
    Matthew, RJ
    Peng, V
    Quinn, MD
    Priore, DA
    Smith, MJ
    Wilcox, KE
    1997 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - DIGEST OF TECHNICAL PAPERS, 1997, 40 : 176 - 177
  • [43] Issue logic for a 600-MHz out-of-order execution microprocessor
    Farrell, JA
    Fischer, TC
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (05) : 707 - 712
  • [44] CHECKPOINT REPAIR FOR HIGH-PERFORMANCE OUT-OF-ORDER EXECUTION MACHINES
    HWU, WMW
    PATT, YN
    IEEE TRANSACTIONS ON COMPUTERS, 1987, 36 (12) : 1496 - 1514
  • [45] Analysis and simulation of an out-of-order execution model in vector multiprocessor systems
    Kechadi, MT
    Dekeyser, JL
    PARALLEL COMPUTING, 1997, 23 (13) : 1963 - 1986
  • [46] Analyzing the Impact of Supporting Out-of-Order Communication on In-order Performance with iWARP
    Balaji, P.
    Feng, W.
    Bhagvat, S.
    Panda, D. K.
    Thakur, R.
    Gropp, W.
    2007 ACM/IEEE SC07 CONFERENCE, 2010, : 615 - +
  • [47] Repurposing GPU Microarchitectures with Light-Weight Out-Of-Order Execution
    Iliakis, Konstantinos
    Xydis, Sotirios
    Soudris, Dimitrios
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2022, 33 (02) : 388 - 402
  • [48] Streamlining long latency instructions for seamlessly combined out-of-order and in-order execution
    Wang, Hui
    Sangireddy, Rama
    MICROPROCESSORS AND MICROSYSTEMS, 2008, 32 (07) : 375 - 385
  • [49] CG-OoO: Energy-Efficient Coarse-Grain Out-of-Order Execution Near In-Order Energy with Near Out-of-Order Performance
    Mohammadi, Milad
    Aamodt, Tor M.
    Dally, William J.
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2017, 14 (04)
  • [50] FORESHADOW: Extracting the Keys to the Intel SGX Kingdom with Transient Out-of-Order Execution
    Van Bulck, Jo
    Minkin, Marina
    Weisse, Ofir
    Genkin, Daniel
    Kasikci, Baris
    Piessens, Frank
    Silberstein, Mark
    Wenisch, Thomas F.
    Yarom, Yuval
    Strackx, Raoul
    PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, 2018, : 991 - 1008
12345