Self-Healing Many-Core Architecture: Analysis and Evaluation

被引:1
|
作者
Kamran, Arezoo [1 ]
Navabi, Zainalabedin [1 ]
机构
[1] Univ Tehran, Univ Coll Engn, Sch Elect & Comp Engn, Tehran 1439956191, Iran
关键词
D O I
10.1155/2016/9767139
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
More pronounced aging effects, more frequent early-life failures, and incomplete testing and verification processes due to time-to-market pressure in new fabrication technologies impose reliability challenges on forthcoming systems. A promising solution to these reliability challenges is self-test and self-reconfiguration with no or limited external control. In this work a scalable self-test mechanism for periodic online testing of many-core processor has been proposed. This test mechanism facilitates autonomous detection and omission of faulty cores and makes graceful degradation of the many-core architecture possible. Several test components are incorporated in the many-core architecture that distribute test stimuli, suspend normal operation of individual processing cores, apply test, and detect faulty cores. Test is performed concurrently with the system normal operation without any noticeable downtime at the application level. Experimental results show that the proposed test architecture is extensively scalable in terms of hardware overhead and performance overhead that makes it applicable to many-cores with more than a thousand processing cores.
引用
收藏
页数:17
相关论文
共 50 条
  • [1] Computer architecture in the many-core era
    Dally, Bill
    PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 1 - 1
  • [2] Defragmentation of Tasks in Many-Core Architecture
    Pathania, Anuj
    Venkataramani, Vanchinathan
    Shafique, Muhammad
    Mitra, Tulika
    Henkel, Joerg
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2017, 14 (01)
  • [3] TOWARDS A MANY-CORE ARCHITECTURE FOR HPC
    Wyngaard, Janet
    Inggs, Michael
    Collins, John
    Farrimond, Brian
    2013 23RD INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2013) PROCEEDINGS, 2013,
  • [4] Many-Core Event Evaluation
    Marvie, Jean-Eudes
    Hirtzlin, Patrice
    Gautron, Pascal
    WEB3D 2013: 18TH INTERNATIONAL CONFERENCE ON 3D WEB TECHNOLOGY, 2013, : 181 - 189
  • [5] Design and Analysis of a Many-Core Processor Architecture for Multimedia Applications
    Lai, Jyu-Yuan
    Chen, Po-Yu
    Hsu, Ting-Shuo
    Huang, Chih-Tsun
    Liou, Jing-Jia
    2012 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA ASC), 2012,
  • [6] A Prototype System for Many-Core Architecture SMYLEref with FPGA Evaluation Boards
    Son-Truong Nguyen
    Kondo, Masaaki
    Hirao, Tomoya
    Inoue, Koji
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2013, E96D (08) : 1645 - 1653
  • [7] Performance of a Hardware Scheduler for Many-Core Architecture
    Avron, Itai
    Ginosar, Ran
    2012 IEEE 14TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2012 IEEE 9TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (HPCC-ICESS), 2012, : 151 - 160
  • [8] Architecture and Evaluation of Low Power Many-Core SoC with Two 32-Core Clusters
    Miyamori, Takashi
    Xu, Hui
    Usui, Hiroyuki
    Hosoda, Soichiro
    Sano, Toru
    Yamamoto, Kazumasa
    Kodaka, Takeshi
    Nonogaki, Nobuhiro
    Ozaki, Nau
    Tanabe, Jun
    IEICE TRANSACTIONS ON ELECTRONICS, 2014, E97C (04): : 360 - 368
  • [9] Stochastic testing of processing cores in a many-core architecture
    Kamran, Arezoo
    Navabi, Zainalabedin
    INTEGRATION-THE VLSI JOURNAL, 2016, 55 : 183 - 193
  • [10] Study on the Mapping of Streaming Application on Many-Core Architecture
    Yu, Lei
    Liu, Zhiyong
    Fan, Dongrui
    Ma, Yike
    Song, Fenglong
    Ye, Xiaochun
    Xu, Weizhi
    INFORMATION TECHNOLOGY FOR MANUFACTURING SYSTEMS II, PTS 1-3, 2011, 58-60 : 298 - 303