共 50 条
- [21] Design recovery for incomplete combinational logic NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1999, : 184 - 187
- [22] A Combinational Digital Logic Approach to STDP 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 673 - 676
- [23] Scaling effects in combinational logic circuit design INFORMATION-AN INTERNATIONAL INTERDISCIPLINARY JOURNAL, 2007, 10 (05): : 695 - 702
- [24] Switching activity minimization in combinational logic design ESA'04 & VLSI'04, PROCEEDINGS, 2004, : 47 - 53
- [25] Combinational circuit design using Nanomagnetic logic 2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
- [28] Evolutionary multiobjective design of combinational logic circuits SECOND NASA/DOD WORKSHOP ON EVOLVABLE HARDWARE, PROCEEDINGS, 2000, : 161 - 170
- [29] Combinational logic approach for designing RNS multipliers PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 541 - 543
- [30] A Stepwise Dimension Reduction Approach to Evolutionary Design of Relative Large Combinational Logic Circuits EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, PROCEEDINGS, 2008, 5216 : 47 - 58