Design of half sample delay recursive digital integrators using trapezoidal integration rule

被引:4
|
作者
Jain, Madhu [1 ]
Gupta, Maneesha [2 ]
Jain, N. K. [3 ]
机构
[1] Jaypee Inst Informat Technol, Dept Elect & Commun Engn, A-10,Sect 62, Noida 201307, Uttar Pradesh, India
[2] Netaji Subhas Inst Technol, Div Elect & Commun Engn, Adv Elect Lab, Sect 3, New Delhi 110075, India
[3] Indian Inst Technol, Instrument Design & Dev Ctr, Hauz Khas, New Delhi 110016, India
关键词
digital integrator; trapezoidal integrator; fractional delay filter; linear phase integrator;
D O I
10.1504/IJSISE.2016.075006
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes the design of half sample delay recursive digital integrators. For this, a half sample delay is applied on trapezoidal integration rule, then a modified FIR fractional delay filter is used to design recursive digital integrators. The modified FIR fractional delay filter is less complex and more efficient than original one. In this way lower order recursive digital integrators have been designed and compared with existing half sample delay and conventional recursive digital integrators. The results show the effectiveness of the proposed integrators with low percentage absolute magnitude relative error (PARE) and linear phase response over almost 0% to 80% of the entire Nyquist frequency range.
引用
收藏
页码:126 / 134
页数:9
相关论文
共 50 条
  • [11] Design of Second Order Recursive Digital Integrators with Matching Phase and Magnitude Response
    Garg, Kriti
    Upadhyay, Dharmendra K.
    RADIOENGINEERING, 2017, 26 (01) : 376 - 386
  • [12] Design of half sample delay IIR filter using continued fraction expansion
    Tseng, Chien-Cheng
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 4439 - 4442
  • [13] COMPUTATION OF BIT-ERROR PROBABILITY USING TRAPEZOIDAL INTEGRATION RULE
    VANELLI, JC
    SHEHADEH, NM
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1974, 22 (03) : 331 - 334
  • [14] Novel digital integrators and differentiators using fractional delay−A biomedical application
    Krishna, Batttula Tirumala
    International Journal of Circuits, Systems and Signal Processing, 2019, 13 : 379 - 384
  • [15] DESIGN OF RECURSIVE DIGITAL-FILTERS WITH PRESCRIBED AMPLITUDE AND DELAY CHARACTERISTICS
    ZABALAWI, IH
    KAHHALEH, BZ
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1988, 64 (02) : 219 - 228
  • [16] Design of recursive delay equalizers using constrained optimization
    Ko, N
    Shpak, D
    Antoniou, A
    1997 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS 1 AND 2: PACRIM 10 YEARS - 1987-1997, 1997, : 173 - 177
  • [17] Improved design of digital fractional-order differentiators using fractional sample delay
    Tseng, CC
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (01) : 193 - 203
  • [18] Design of 2-d recursive digital filters using nonsymmetric half-plane allpass filters
    Yang, Yuan-Hau
    Lee, Ju-Hong
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2007, 55 (12) : 5604 - 5618
  • [19] RECURSIVE OPTIMIZATION TECHNIQUE FOR THE DESIGN OF 2D HALF-PLANE RECURSIVE DIGITAL FILTERS.
    Pei, Soo-Chang
    Chen, Chan-Lin
    Chung-kuo Kung Ch'eng Hsueh K'an/Journal of the Chinese Institute of Engineers, 1984, 7 (04): : 239 - 244
  • [20] Optimal Design of Wideband Digital Integrators Using Gravitational Search Algorithm
    Kumar, Manjeet
    Rawat, Tarun Kumar
    Singh, Atul Anshuman
    Mittal, Aviral
    Jain, Aman
    2015 INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION & AUTOMATION (ICCCA), 2015, : 1314 - 1319