VERY EFFICIENT VLSI IMPLEMENTATION OF CNN WITH DISCRETE TEMPLATES

被引：5
|
作者：
CARDARILLI, GC
SARGENI, F
机构：
[1] University of Rome at Tor Vergata, Department of Electronic Engineering, 00133 Rome, Via delta Ricerca Scientifica
来源：
ELECTRONICS LETTERS | 1993年 / 29卷 / 14期
关键词：
CELLULAR ARRAYS; NEURAL NETWORKS;
D O I：
10.1049/el:19930858
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Hardware implementation of programmable neural networks requires multiplications of input analogue voltages and constant values. In the Letter a very efficient implementation of cellular neural networks with digital templates is presented.
引用
收藏
页码：1286 / 1287
页数：2
相关论文
共 50 条
  • [31] Single-amplifier CNN cell suitable for VLSI CMOS implementation
    Univ of Belgrade, Belgrade, Yugoslavia
    Int J Circuit Theory Appl, 6 (649-655):
  • [32] Efficient VLSI suited architectures for discrete wavelet transforms
    Simon, S
    Rieder, P
    Nossek, JA
    VLSI SIGNAL PROCESSING, IX, 1996, : 388 - 397
  • [33] Architecture research and VLSI implementation for discrete wavelet packet transform
    Xu Mei-hua
    Chen Zhang-jin
    Cheng Yu-lan
    2006 CONFERENCE ON HIGH DENSITY MICROSYSTEM DESIGN AND PACKAGING AND COMPONENT FAILURE ANALYSIS (HDP '06), PROCEEDINGS, 2006, : 274 - +
  • [34] VLSI implementation of shape-adaptive discrete wavelet transform
    Tseng, PC
    Huang, CT
    Chen, LG
    VISUAL COMMUNICATIONS AND IMAGE PROCESSING 2002, PTS 1 AND 2, 2002, 4671 : 655 - 666
  • [35] Memory-efficient high-speed VLSI implementation of multi-level discrete wavelet transform
    Zhang, Yongfei
    Cao, Haiheng
    Jiang, Hongxu
    Li, Bo
    JOURNAL OF VISUAL COMMUNICATION AND IMAGE REPRESENTATION, 2016, 38 : 297 - 306
  • [36] EFFICIENT BIT-SERIAL VLSI IMPLEMENTATION OF THE 4X4-POINT DISCRETE COSINE TRANSFORM
    TATSAKI, A
    BUREKAS, B
    GOUTIS, C
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1994, 77 (02) : 259 - 267
  • [37] VLSI implementation of Inverse Discrete Wavelet Transform for JPEG 2000
    Bhuyan, M. S.
    Amin, Nowshad
    Madesa, Md. Azrul Hasni
    Islam, Md. Shabiul
    PROCEEDINGS OF 10TH INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY (ICCIT 2007), 2007, : 454 - +
  • [38] Optimization for Efficient Hardware Implementation of CNN on FPGA
    Farrukh, Fasih Ud Din
    Xie, Tuo
    Zhang, Chun
    Wang, Zhihua
    PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS, TECHNOLOGIES AND APPLICATIONS (ICTA 2018), 2018, : 88 - 89
  • [39] Efficient VLSI implementation of statistical carry lookahead adder
    Corsonello, P
    Perri, S
    Cocorullo, G
    ELECTRONICS LETTERS, 1998, 34 (09) : 876 - 877
  • [40] An efficient VLSI implementation of DWT for JPEG2000
    Zhu, K
    Zhou, XF
    Hua, L
    Zhang, QL
    PROCEEDINGS OF 2003 INTERNATIONAL CONFERENCE ON NEURAL NETWORKS & SIGNAL PROCESSING, PROCEEDINGS, VOLS 1 AND 2, 2003, : 990 - 993
12345