VERY EFFICIENT VLSI IMPLEMENTATION OF CNN WITH DISCRETE TEMPLATES

被引：5
|
作者：
CARDARILLI, GC
SARGENI, F
机构：
[1] University of Rome at Tor Vergata, Department of Electronic Engineering, 00133 Rome, Via delta Ricerca Scientifica
来源：
ELECTRONICS LETTERS | 1993年 / 29卷 / 14期
关键词：
CELLULAR ARRAYS; NEURAL NETWORKS;
D O I：
10.1049/el:19930858
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Hardware implementation of programmable neural networks requires multiplications of input analogue voltages and constant values. In the Letter a very efficient implementation of cellular neural networks with digital templates is presented.
引用
收藏
页码：1286 / 1287
页数：2
相关论文
共 50 条
  • [1] Efficient VLSI implementation of inverse discrete cosine transform
    Lee, J
    Vijaykrishnan, N
    Irwin, MJ
    2004 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL V, PROCEEDINGS: DESIGN AND IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS INDUSTRY TECHNOLOGY TRACKS MACHINE LEARNING FOR SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING SIGNAL PROCESSING FOR EDUCATION, 2004, : 177 - 180
  • [2] ANALOG CMOS IMPLEMENTATION OF A DISCRETE-TIME CNN WITH PROGRAMMABLE CLONING TEMPLATES
    ANGUITA, M
    PELAYO, FJ
    PRIETO, A
    ORTEGA, J
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1993, 40 (03): : 215 - 219
  • [3] Analytic and VLSI Specific Design of Robust CNN Templates
    George S. Moschytz
    Journal of VLSI signal processing systems for signal, image and video technology, 1999, 23 : 415 - 427
  • [4] Analytic and VLSI specific design of robust CNN templates
    Hänggi, M
    Moschytz, GS
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1999, 23 (2-3): : 415 - 427
  • [5] Analytic and VLSI specific design of robust CNN templates
    Hänggi, Martin
    Moschytz, George S.
    Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 1999, 23 (02): : 415 - 427
  • [6] Design and implementation of a highly efficient VLSI architecture for discrete wavelet transform
    Yu, C
    Hsieh, CA
    Chen, SJ
    PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1997, : 237 - 240
  • [7] An Efficient VLSI Implementation for the 1D Convolutional Discrete Wavelet Transform
    Hourani, Ramsey
    Dalal, Ishita
    Davis, W. Rhett
    Doss, Christopher
    Alexander, Winser
    2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2008, : 870 - +
  • [8] Efficient Architectures for VLSI Implementation of 2-D Discrete Hadamard Transform
    Mohanty, Basant Kumar
    Meher, Pramod Kumar
    Singhal, Subodh Kumar
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 1480 - 1483
  • [9] VLSI implementation of discrete wavelet transform
    Grzeszczak, A
    Mandal, MK
    Panchanathan, S
    Yeap, T
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1996, 4 (04) : 421 - 433
  • [10] Evaluation of CNN template robustness towards VLSI implementation
    Kinget, P
    Steyaert, M
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 1996, 24 (01) : 111 - 120
12345