State Space Reconfigurability: A Low Energy Implementation Architecture for Self Modifying Finite Automata

被引:0
|
作者
Keung, Ka -Ming [1 ]
Tyagi, Akhilesh [1 ]
机构
[1] Iowa State Univ, Dept ECpE, Ames, IA 50011 USA
关键词
Reconfiguration; FSM; SMFA; Microarchitecture; Low Energy;
D O I
10.1166/jolpe.2010.1053
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Many embedded systems contain state-space disjoint behavior slices with mutually exclusive schedule. When such behaviors are captured by state machines, the current design flow will capture it as a union of all the behavior slices. A traditional state assignment followed by logic synthesis on disjoint behavior slice state sets results in high area and energy costs. Such implementation's costs are proportional to the union of all the behavior slices (in area, energy and delay). We propose to use self-modifying finite automata (SMFA), that have been studied from complexity-theoretic perspective, for expressing and implementing such adaptive behaviors in embedded systems. Towards this end, we present an implementation architecture for SMFAs. We present five adaptive behaviors captured by SMFA to illustrate the expressivity of this formalism. We also compare the area, time and energy costs of several SMFA implementations with the classical logic space (FSM) implementations for some randomly generated state machines. The key contributions of the paper are in exploring the expressibility of self-modifying FA paradigm in realistic embedded systems, and in proposing and evaluating an implementation architecture for SMFAs.
引用
收藏
页码:18 / 31
页数:14
相关论文
共 50 条
  • [31] A low power heterogenous reconfigurable architecture for embedded generic finite state machines
    Liu, ZY
    Arslan, T
    Khawam, S
    Erdogan, AT
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 113 - 114
  • [32] ROM-based finite state, machine implementation in low cost FPGAs
    Garcia-Vargas, I.
    Senhadji-Navarro, R.
    Jimenez-Moreno, G.
    Civit-Balcells, A.
    Guerra-Gutierrez, P.
    2007 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, PROCEEDINGS, VOLS 1-8, 2007, : 2342 - +
  • [33] FPGA Implementation of Reconfigurable Finite State Machine with Input Multiplexing Architecture Using Hungarian Method
    Das, Nitish
    Priya, P. Aruna
    INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2018, 2018 (2018)
  • [34] SELF-EXCITING COUNTING PROCESS SYSTEMS WITH FINITE STATE-SPACE
    SPREIJ, P
    STOCHASTIC PROCESSES AND THEIR APPLICATIONS, 1990, 34 (02) : 275 - 295
  • [35] A low-power architecture for Extended Finite State Machines using input gating
    Huang, SY
    Liu, CJ
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2004, E87A (12) : 3109 - 3115
  • [36] Implementation of high-speed-low-power adaptive finite impulse response filter with novel architecture
    Jaiswal, Manish
    Sharma, Sandeep
    Sharma, Anuj
    JOURNAL OF ENGINEERING-JOE, 2015,
  • [37] Low-Complexity Implementation of State-Space Structures in Linear DSP Synthesis
    Vijay, S.
    2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 594 - 597
  • [38] Low-Level Space Optimization of an AES Implementation for a Bit-Serial Fully Pipelined Architecture
    Weber, Raphael
    Rettberg, Achim
    ANALYSIS, ARCHITECTURES AND MODELLING OF EMBEDDED SYSTEMS, 2009, 310 : 271 - +
  • [39] Hardware Architecture and FPGA Implementation of Low Latency Turbo Encoder for Deep-Space Communication Systems
    Pathak, Meghvern
    Shresthat, Rahul
    2023 36TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2023 22ND INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, VLSID, 2023, : 1 - 6
  • [40] Implementation of low frequency finite state machines using the virtex SRL16 primitive
    Kennedy, Irwin O.
    2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 675 - 678