THE MOTOROLA DSP56000 DIGITAL SIGNAL PROCESSOR

被引：8
|
作者：
KLOKER, KL [1 ]
机构：
[1] MOTOROLA INC,SCHAUMBURG,IL 60196
来源：
IEEE MICRO | 1986年 / 6卷 / 06期
关键词：
COMPUTER ARCHITECTURE - COMPUTER SOFTWARE - COMPUTERS; MICROCOMPUTER - Computer Interfaces - SEMICONDUCTOR DEVICES; MOS; -; Applications;
D O I：
10.1109/MM.1986.304807
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A description is given of the Motorola DSP56000, a high-performance, user-programmable digital signal processor implemented in high-density, low-power CMOS technology. This first member of a new family of special-purpose microprocessors designed specifically for digital signal processing applications has a highly parallel architecture and can execute 10. 25 million instructions per second. Its instruction set supports the real-time processing of 24-bit data with 56 bits of internal arithmetic precision. The author discusses the digital signal processing environment, DSP56000 features and architecture, the data ALU, address SLU, program controller, multiple-bus architecture, instruction set, on-chip resources, implementation, software examples and performance analysis, and design tools.
引用
收藏
页码：29 / 48
页数：20
相关论文
共 50 条
  • [21] Single phase active power filter controlled with a Digital Signal Processor - DSP
    Lindeke, D
    Mussa, SA
    de Souza, FP
    Barbi, I
    [J]. PESC 04: 2004 IEEE 35TH ANNUAL POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-6, CONFERENCE PROCEEDINGS, 2004, : 1024 - 1027
  • [22] DIGITAL SIGNAL PROCESSOR
    TSUDA, T
    GAMBE, H
    HOSHIKAWA, R
    [J]. FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 1989, 25 (03): : 171 - 193
  • [23] NEW VERSIONS OF THE MOTOROLA DIGITAL SIGNAL PROCESSORS
    LANNE, AA
    [J]. IZVESTIYA VYSSHIKH UCHEBNYKH ZAVEDENII RADIOELEKTRONIKA, 1995, 38 (1-2): : A77 - A80
  • [24] MOTOROLA DSP TARGETS BOOMING DIGITAL CELLULAR PHONE MARKET
    MCLEOD, J
    [J]. ELECTRONICS-US, 1993, 66 (16): : 9 - 9
  • [25] Formally specifying and mechanically verifying programs for the Motorola complex arithmetic processor DSP
    Brock, BC
    Hunt, WA
    [J]. INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 31 - 36
  • [26] Risk of utilizing SEE sensitive COTS digital signal processor (DSP) devices in space
    Koga, R.
    Crawford, K.B.
    Hansel, S.J.
    Crain, W.R.
    Penzin, S.H.
    Miller, S.W.
    [J]. IEEE Transactions on Nuclear Science, 1996, 43 (6 Pt 1) : 2982 - 2989
  • [27] POST-LAYOUT VERIFICATION OF THE WE DSP32 DIGITAL SIGNAL PROCESSOR
    BAYS, LE
    CHEN, CF
    FIELDS, EM
    GADENZ, RN
    HAYS, WP
    MOSCOVITZ, HS
    SZYMANSKI, TG
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1989, 6 (01): : 56 - 66
  • [28] Post-layout verification of the WE DSP32 digital signal processor
    [J]. Bays, Laurence E., 1600, (06):
  • [29] The risk of utilizing SEE sensitive COTS digital signal processor (DSP) devices in space
    Koga, R
    Crawford, KB
    Hansel, SJ
    Crain, WR
    Penzin, SH
    Miller, SW
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1996, 43 (06) : 2982 - 2989
  • [30] TMS320F2812 Digital Signal Processor (DSP) Implementation of DPWM
    Tajuddin, M. F. N.
    Ghazali, N. H.
    Mohammed, M. F.
    Ismail, B.
    Isa, Z. M.
    Siong, T. C.
    Ghazali, N.
    [J]. 2009 IEEE STUDENT CONFERENCE ON RESEARCH AND DEVELOPMENT: SCORED 2009, PROCEEDINGS, 2009, : 142 - 145
12345