EVALUATION TECHNIQUE OF GATE OXIDE DAMAGE

被引:5
|
作者
URAOKA, Y
ERIGUCHI, K
TAMAKI, T
TSUJI, K
机构
[1] Semiconductor Research Center, Matsushita Electric Industrial Co„ Ltd., Moriguchi, Osaka
关键词
D O I
10.1109/66.311332
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Gate oxide damage by plasma processing was evaluated using structures with various antenna lengths. The gate oxide damage by plasma processing was found to be monitored quantitatively by measuring the charge to breakdown, Q(BD). From the Q(BD) measurements, we have confirmed that the degradation occurs during overetching, not in main etching. Plasma current was calculated from the decrease of Q(BD) during the etching. The breakdown spot in the gate oxide was detected by photon emission and TEM. The LOCOS structure plays an important role for the degradation by plasma damage. In this paper, it is demonstrated that the Q(BD) method is effective for realizing a highly reliable process against plasma damage.
引用
收藏
页码:293 / 297
页数:5
相关论文
共 50 条
  • [41] An innovative technique to examine gate oxide anomaly for failure analysis
    Chan, HG
    Lit, YK
    ICSE '96 - 1996 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 1996, : 28 - 31
  • [42] Diagnostic technique for projecting gate oxide reliability and device reliability
    Park, JT
    Ha, DN
    Yu, CG
    Park, BG
    Lee, JD
    MICROELECTRONICS AND RELIABILITY, 1997, 37 (10-11): : 1421 - 1424
  • [43] Multi-technique Approach for the Evaluation of the Crystalline Phase of Ultrathin High-k Gate Oxide Films
    Bersch, E.
    LaRose, J. D.
    Wells, I.
    Consiglio, S.
    Clark, R. D.
    Leusink, G. J.
    Matyi, R. J.
    Diebold, A. C.
    FRONTIERS OF CHARACTERIZATION AND METROLOGY FOR NANOELECTRONICS: 2011, 2011, 1395
  • [44] Reduction of charging damage of gate oxide by time modulation bias method
    Ono, Tetsuo
    Oomoto, Yutaka
    Mizutani, Tatsumi
    Yoshioka, Ken
    Ogawa, Yoshibumi
    Kofuji, Naoyuki
    Izawa, Masaru
    Goto, Yasuo
    Kure, Tokuo
    International Symposium on Plasma Process-Induced Damage, P2ID, Proceedings, 1999, : 167 - 170
  • [45] Direct measurement of gate oxide damage from plasma nitridation process
    Jin, Y
    Chen, CC
    Chang, VS
    Lee, DY
    Lee, TL
    Chen, SC
    Liang, MS
    2003 8TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE, 2003, : 126 - 129
  • [46] ESD INDUCED GATE OXIDE DAMAGE DURING WAFER FABRICATION PROCESS
    KIM, SU
    JOURNAL OF ELECTROSTATICS, 1993, 31 (2-3) : 323 - 337
  • [47] Implant damage and gate-oxide-edge effects on product reliability
    Lee, YH
    Nachman, R
    Hu, S
    Mielke, N
    Liu, J
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 481 - 484
  • [48] Relationship between yield and reliability impact of plasma damage to gate oxide
    Mason, P.W.
    DeBusk, D.K.
    McDaniel, J.K.
    Oates, A.S.
    Cheung, K.P.
    International Symposium on Plasma Process-Induced Damage, P2ID, Proceedings, 2000, : 2 - 5
  • [49] MODEL FOR OXIDE DAMAGE FROM GATE CHARGING DURING MAGNETRON ETCHING
    FANG, SY
    MCVITTIE, JP
    APPLIED PHYSICS LETTERS, 1993, 62 (13) : 1507 - 1509
  • [50] Relationship between yield and reliability impact of plasma damage to gate oxide
    Mason, PW
    DeBusk, DK
    McDaniel, JK
    Oates, AS
    Cheung, KP
    2000 5TH INTERNATIONAL SYMPOSIUM ON PLASMA PROCESS-INDUCED DAMAGE, 2000, : 2 - 5