EVALUATION TECHNIQUE OF GATE OXIDE DAMAGE

被引:5
|
作者
URAOKA, Y
ERIGUCHI, K
TAMAKI, T
TSUJI, K
机构
[1] Semiconductor Research Center, Matsushita Electric Industrial Co„ Ltd., Moriguchi, Osaka
关键词
D O I
10.1109/66.311332
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Gate oxide damage by plasma processing was evaluated using structures with various antenna lengths. The gate oxide damage by plasma processing was found to be monitored quantitatively by measuring the charge to breakdown, Q(BD). From the Q(BD) measurements, we have confirmed that the degradation occurs during overetching, not in main etching. Plasma current was calculated from the decrease of Q(BD) during the etching. The breakdown spot in the gate oxide was detected by photon emission and TEM. The LOCOS structure plays an important role for the degradation by plasma damage. In this paper, it is demonstrated that the Q(BD) method is effective for realizing a highly reliable process against plasma damage.
引用
收藏
页码:293 / 297
页数:5
相关论文
共 50 条
  • [1] EVALUATION OF PLASMA DAMAGE TO GATE OXIDE
    URAOKA, Y
    ERIGUCHI, K
    TAMAKI, T
    TSUJI, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1994, E77C (03) : 453 - 458
  • [2] Evaluation of gate oxide damage caused by ionization magnetron sputtering
    Matsunaka, Shigeki
    Iyanagi, Katsumi
    Fukuhara, Jota
    Hayase, Shuzi
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (11): : 7465 - 7469
  • [3] Evaluation of gate oxide damage caused by ionization magnetron sputtering
    Matsunaka, Shigeki
    Iyanagi, Katsumi
    Fukuhara, Jota
    Hayase, Shuzi
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2007, 46 (11): : 7465 - 7469
  • [4] Evaluation of Burn-in Technique on Gate Oxide Reliability in Commercial SiC MOSFETs
    Shi, Limeng
    Qian, Jiashu
    Jin, Michael
    Bhattacharya, Monikuntala
    Yu, Hengyu
    White, Marvin H.
    Agarwal, Anant K.
    Shimbori, Atsushi
    2024 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS 2024, 2024,
  • [6] Effect of implant damage on the gate oxide thickness
    Vuong, HH
    Bude, J
    Baumann, FH
    Evans-Lutterodt, K
    Ning, J
    Ma, Y
    Mcmacken, J
    Gossmann, HJ
    Silverman, P
    Rafferty, CS
    Hillenius, SJ
    SOLID-STATE ELECTRONICS, 1999, 43 (05) : 985 - 988
  • [7] Gate oxide damage: Testing approaches and methodologies
    Gabriel, CT
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A, 1999, 17 (04): : 1494 - 1500
  • [8] Charging damage in dual gate oxide process
    Jin, Y
    Lim, HF
    Tong, AF
    Gn, FH
    Low, AS
    Teo, WY
    Hou, YT
    Li, MF
    SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 970 - 973
  • [9] GATE OXIDE DAMAGE FROM POLYSILICON ETCHING
    GABRIEL, CT
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1991, 9 (02): : 370 - 373
  • [10] Scalability of plasma damage with gate oxide thickness
    Bayoumi, A
    Ma, SM
    Langley, B
    Cox, M
    Tavassoli, M
    Diaz, C
    Cao, M
    Marcoux, P
    Ray, G
    Greene, W
    1997 2ND INTERNATIONAL SYMPOSIUM ON PLASMA PROCESS-INDUCED DAMAGE, 1997, : 11 - 14