PROGRAM - FOLD-PLA - FOLDING OF PROGRAMMABLE LOGIC-ARRAYS

被引：0

|

作者：

HUELSMAN, LP

机构：

来源：

IEEE CIRCUITS & DEVICES | 1992年 / 8卷 / 01期

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

收藏

页码：5 / 6

页数：2

相关论文

共 50 条

[41] DESIGN A VIRTUAL CACHE MEMORY WITH PROGRAMMABLE LOGIC-ARRAYS
FRINK, C
ELECTRONIC DESIGN, 1988, 36 (17) : 125 - &
[42] ON YIELD CONSIDERATION FOR THE DESIGN OF REDUNDANT PROGRAMMABLE LOGIC-ARRAYS
WEY, CL
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (04) : 528 - 535
[43] LOWER OVERHEAD DESIGN FOR TESTABILITY OF PROGRAMMABLE LOGIC-ARRAYS
BOZORGUINESBAT, S
MCCLUSKEY, EJ
IEEE TRANSACTIONS ON COMPUTERS, 1986, 35 (04) : 379 - 383
[44] MULTIPLE FAULT-DETECTION IN PROGRAMMABLE LOGIC-ARRAYS
AGARWAL, VK
IEEE TRANSACTIONS ON COMPUTERS, 1980, 29 (06) : 518 - 522
[45] DESIGN OF AUTOMATA USING PROGRAMMABLE LOGIC-ARRAYS WITH MEMORY
SKLYAROV, VA
CYBERNETICS, 1984, 20 (06): : 840 - 848
[46] COMPLETE CHECKING OF PROGRAMMABLE LOGIC-ARRAYS .1.
NOVIKOV, YA
AUTOMATION AND REMOTE CONTROL, 1984, 45 (06) : 809 - 815
[47] IMPLEMENTATION OF AN HEURISTIC METHOD FOR SYNTHESIZING PROGRAMMABLE LOGIC-ARRAYS
PEREZ, JMS
RUBIO, JB
REVISTA DE INFORMATICA Y AUTOMATICA, 1986, 19 (04): : 38 - 44
[48] EMULATION OF DATA COMMUNICATION MULTIPLEXER ON PROGRAMMABLE LOGIC-ARRAYS
YAKUBAITIS, EA
LEMBERSKIJ, IG
PODKORITOV, MP
AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1979, (06): : 1 - 10
[49] BUILT-IN TEST FOR FOLDED PROGRAMMABLE LOGIC-ARRAYS
BREUER, MA
SAHEBAN, F
MICROPROCESSORS AND MICROSYSTEMS, 1987, 11 (06) : 319 - 329
[50] AN EASILY TESTABLE DESIGN OF PROGRAMMABLE LOGIC-ARRAYS FOR MULTIPLE FAULTS
SALUJA, KK
KINOSHITA, K
FUJIWARA, H
IEEE TRANSACTIONS ON COMPUTERS, 1983, 32 (11) : 1038 - 1046

← 1 2 3 4 5 →