PARAMETRIZED VHDL ENTITIES FOR THE SIMULATION OF HYBRID CIRCUITS

被引:0
|
作者
RYBA, M
SEIBOLD, W
BAITINGER, UG
THELEN, U
机构
[1] UNIV STUTTGART,INST COMMUN SWITCHING & DATA TECHN,W-7000 STUTTGART 1,GERMANY
[2] DAIMLER BENZ AG,FORSCHUNGSINST MERCEDES BENZ,F1M ET ABT,W-7000 STUTTGART 80,GERMANY
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A library of basic elements of hybrid electronic circuits has been developed and implemented in VHDL at Stuttgart University. It was shown, that VHDL, designed for digital circuits, can also handle the behaviour of analog components.
引用
收藏
页码:551 / 567
页数:17
相关论文
共 50 条
  • [41] VHDL MOVES BEYOND SIMULATION
    MALINIAK, L
    ELECTRONIC DESIGN, 1994, 42 (02) : 20 - 20
  • [42] VHDL simulation libraries for ASICs
    Osborne, Paul
    Electronic Engineering (London), 1993, 65 (801):
  • [43] VHDL and Verilog fundamentals - Design entities, data types, and data objects
    Smith, DJ
    EDN, 1997, 42 (03) : 163 - &
  • [44] Timing simulation with VHDL simulators
    Maksimovic, DM
    Litovski, VB
    2002 23RD INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2002, : 655 - 658
  • [45] A method of VHDL parallel simulation
    Xie, HW
    Duan, F
    Sun, XL
    ICEMI'2001: FIFTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT AND INSTRUMENTS, VOL 1, CONFERENCE PROCEEDINGS, 2001, : 548 - 551
  • [46] HYBRID CIRCUITS - ENCAPSULATION OF HYBRID CIRCUITS
    DELFS, H
    INTERNATIONALE ELEKTRONISCHE RUNDSCHAU, 1971, 25 (12): : 301 - &
  • [47] VHDL description of self-checking logic circuits
    Busaba, FY
    PROCEEDINGS OF THE TWENTY-EIGHTH SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY, 1996, : 477 - 481
  • [48] A VHDL-based design methodology for asynchronous circuits
    Tan, Sun-Yen
    Huang, Wen-Tzeng
    WSEAS Transactions on Circuits and Systems, 2010, 9 (05): : 315 - 324
  • [49] Circuits with Mixed Mode Oscillations in VHDL-AMS
    Marszalek, Wieslaw
    Melosik, Michal
    2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 149 - 152
  • [50] Fault injection in digital logic circuits at the VHDL level
    Seward, SR
    Lala, PK
    9TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2003, : 161 - 161