ECHO CANCELLOR FOR FULL DUPLEX 2-WIRE 2400-BIT/S MODEM

被引：0
|
作者：
GUIDOUX, L
机构：
来源：
ANNALES DES TELECOMMUNICATIONS-ANNALS OF TELECOMMUNICATIONS | 1981年 / 36卷 / 11-1期
关键词：
D O I：
暂无
中图分类号：
TN [电子技术、通信技术];
学科分类号：
0809 ;
摘要：
引用
收藏
页码：662 / 668
页数：7
相关论文
共 48 条
  • [41] A 2-Bit 4-Level 4-Wire 56Gb/s Transceiver in 14nm FinFET
    Sheng, Kai
    Shi, Linqi
    Gai, Weixin
    Hua, Qianting
    Lin, Peng
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [42] An Energy-Efficient 3Gb/s PAM4 Full-Duplex Transmitter With 2-Tap Feed Forward Equalizer
    Mukherjee, Shraman
    Das, Ashish
    Seth, Sumantra
    Saxena, Saurabh
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (05) : 916 - 920
  • [43] A SUC-Based Full-Binary 6-bit 3.1-GS/s 17.7-mW Current-Steering DAC in 0.038 mm2
    Kim, Si-Nai
    Kim, Mee-Ran
    Sung, Ba-Ro-Saim
    Kang, Hyun-Wook
    Cho, Min-Hyung
    Ryu, Seung-Tak
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (02) : 794 - 798
  • [44] A 15-Gb/s 0.0037-mm2 0.019-pJ/Bit Full-Rate Programmable Multi-Pattern Pseudo-Random Binary Sequence Generator
    Hu, Junfeng
    Zhang, Zhao
    Pan, Quan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (09) : 1499 - 1503
  • [45] A New 13-bit 100MS/s Full Differential Successive Approximation Register Analog to Digital Converter (SAR ADC) Using a Novel Compound R-2R/C Structure
    Mandavi, Sina
    Ghadimi, Esmail
    2017 IEEE 4TH INTERNATIONAL CONFERENCE ON KNOWLEDGE-BASED ENGINEERING AND INNOVATION (KBEI), 2017, : 237 - 242
  • [46] A DUAL 4-BIT 2-GS S FULL NYQUIST ANALOG-TO-DIGITAL CONVERTER USING A 70-PS SILICON BIPOLAR TECHNOLOGY WITH BOROSENIC POLY PROCESS AND COUPLING-BASE IMPLANT
    GARUTS, VE
    YU, YCS
    TRAA, EO
    YAMAGUCHI, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (02) : 216 - 222
  • [47] A 0.0285mm2 0.68pJ/bit Single-Loop Full-Rate Bang-Bang CDR without Reference and Separate Frequency Detector Achieving an 8.2(Gb/s)/μs Acquisition Speed of PAM-4 data in 28nm CMOS
    Zhao, Xiaoteng
    Chen, Yong
    Mak, Pui-In
    Martins, Rui P.
    2020 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2020,
  • [48] A 0.0285-mm2 0.68-pJ/bit Single-Loop Full-Rate Bang-Bang CDR Without Reference and Separate FD Pulling Off an 8.2-Gb/s/μs Acquisition Speed of the PAM-4 Input in 28-nm CMOS
    Zhao, Xiaoteng
    Chen, Yong
    Mak, Pui-In
    Martins, Rui P.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (02) : 546 - 561
12345