共 50 条
- [1] 2-D SYSTOLIC ARRAYS FOR REALIZATION OF 2-D CONVOLUTION [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1990, 37 (02): : 267 - 273
- [3] Efficient systolic architecture for vlsi realization of 2-D hartley-like transform [J]. 1600, Acta Press (35):
- [4] Systolic Array Based VLSI Architecture For High Throughput 2-D Discrete Wavelet Transform [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2016, : 100 - 103
- [7] A SYSTOLIC REALIZATION FOR 2-D DIGITAL-FILTERS [J]. IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1989, 37 (04): : 560 - 565
- [9] Super-systolic array for 2D convolution [J]. TENCON 2006 - 2006 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2006, : 1147 - +
- [10] An efficient VLSI architecture for 2-D convolution with quadrant symmetric kernels [J]. IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW FRONTIERS IN VLSI DESIGN, 2005, : 303 - 304