SYSTOLIC REALIZATION FOR 2-D CONVOLUTION USING CONFIGURABLE FUNCTIONAL METHOD IN VLSI PARALLEL ARRAY DESIGNS

被引:0
|
作者
CHE, WG
LI, YD
JIAO, Y
机构
[1] Tsinghua Univ, Beijing
来源
关键词
VERY LARGE SCALE INTEGRATION;
D O I
10.1049/ip-e.1991.0050
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Besides introduction to the configurable functional method (CFM) proposed by the first author, which achieves high configurability to match various application aspects, a new realisation of 2-D convolution is presented using the CFM. It has the advantage of CFM arrays whose PEs and array are configurable. In systolic realisation of 2-D convolution with window size on a mesh-connected 2-D CFM array, the input data are permitted to be scanned row-wise and obtained from array boundaries. In addition to the 2-D CFM array, shift registers are used for storing the input data, in a real time processing system with video rate. Because of the configurability of the proposed 2-D systolic array, this architecture is also useable in other applications, such as matrix vector (or matrix) multiplication.
引用
收藏
页码:361 / 367
页数:7
相关论文
共 50 条
  • [1] 2-D SYSTOLIC ARRAYS FOR REALIZATION OF 2-D CONVOLUTION
    KWAN, HK
    OKULLOOBALLA, TS
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1990, 37 (02): : 267 - 273
  • [2] PARALLEL 2-D CONVOLUTION ON A MESH CONNECTED ARRAY PROCESSOR
    LEE, SY
    AGGARWAL, JK
    [J]. IEEE TRANSACTIONS ON PATTERN ANALYSIS AND MACHINE INTELLIGENCE, 1987, 9 (04) : 590 - 594
  • [4] Systolic Array Based VLSI Architecture For High Throughput 2-D Discrete Wavelet Transform
    Wang, Hongda
    Choy, Chiu-Sing
    [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2016, : 100 - 103
  • [5] Configurable 2-D linear feedback shift registers for VLSI built-in self-test designs
    Chen, CIH
    Zhou, YJ
    [J]. VLSI DESIGN, 2000, 11 (02) : 149 - 159
  • [6] ERROR ANALYSIS OF A SYSTOLIC REALIZATION OF 2-D FILTERS
    RAGHURAMIREDDY, D
    UNBEHAUEN, R
    [J]. IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1992, 40 (02) : 478 - 482
  • [7] A SYSTOLIC REALIZATION FOR 2-D DIGITAL-FILTERS
    SIDAHMED, MA
    [J]. IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1989, 37 (04): : 560 - 565
  • [8] 2-D DCT SYSTOLIC ARRAY IMPLEMENTATION
    MA, W
    [J]. ELECTRONICS LETTERS, 1991, 27 (03) : 201 - 202
  • [9] Super-systolic array for 2D convolution
    Lee, Jae-Jin
    Song, Gi-Yong
    [J]. TENCON 2006 - 2006 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2006, : 1147 - +
  • [10] An efficient VLSI architecture for 2-D convolution with quadrant symmetric kernels
    Zhang, MZ
    Ngo, HT
    Livingston, AR
    Asari, VK
    [J]. IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW FRONTIERS IN VLSI DESIGN, 2005, : 303 - 304