A MINIMIZATION TECHNIQUE FOR MULTIPLE-VALUED LOGIC SYSTEMS

被引：69

|

作者：

ALLEN, CM

GIVONE, DD

机构：

来源：

IEEE TRANSACTIONS ON COMPUTERS | 1968年 / C 17卷 / 02期

关键词：

D O I：

10.1109/TC.1968.227407

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

收藏

页码：182 / +

页数：1

相关论文

共 50 条

[21] PLI logic for multiple-valued functions
Falkowski, BJ
Rahardja, S
[J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2001, 148 (01): : 7 - 14
[22] A New Heuristic Tool for Designing Multiple-Valued Logic Systems
Savran, Ibrahim
[J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2023, 32 (16)
[23] OPTOELECTRONIC MULTIPLE-VALUED LOGIC IMPLEMENTATION
LIU, ST
LI, CF
WU, J
LIU, YD
[J]. OPTICS LETTERS, 1989, 14 (14) : 713 - 715
[24] Implicit Expressibility in Multiple-Valued Logic
S. S. Marchenkov
[J]. Moscow University Computational Mathematics and Cybernetics, 2022, 46 (3) : 149 - 155
[25] Representation of multiple-valued logic functions
[J]. Stankovíc, R.S., 1600, Morgan and Claypool Publishers (37):
[26] Multiple-valued logic as a new computing paradigm - A brief survey of Higuchi's research on multiple-valued logic
Kameyama, M
Hanyu, T
Aoki, T
[J]. JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2005, 11 (5-6) : 407 - 436
[27] MULTIPLE-VALUED LOGIC - INTRODUCTION AND OVERVIEW
VRANESIC, ZG
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1977, 26 (12) : 1181 - 1182
[28] Multiple-Valued Reversible Logic Circuits
De Vos, Alexis
Van Rentergem, Yvan
[J]. JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2009, 15 (5-6) : 489 - 505
[29] MULTIPLE-VALUED LOGIC MEMORY CIRCUIT
CURRENT, KW
[J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1995, 78 (03) : 547 - 555
[30] MULTIPLE-VALUED LOGIC - A TUTORIAL AND APPRECIATION
SMITH, KC
[J]. COMPUTER, 1988, 21 (04) : 17 - 27

← 1 2 3 4 5 →