PERFORMANCE ANALYSIS OF SINGLE STAGE INTERCONNECTION NETWORKS

被引：3
|
作者：
BURKE, JR [1 ]
CHEN, CH [1 ]
LEE, TY [1 ]
AGRAWAL, DP [1 ]
机构：
[1] N CAROLINA STATE UNIV,DEPT ELECT & COMP ENGN,COMP SCI LAB,RALEIGH,NC 27695
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1991年 / 40卷 / 03期
关键词：
ANALYTICAL MODEL; DYNAMIC AVERAGE PATHLENGTH; INTERCONNECTION NETWORKS; QUEUING; SIMULATION; SINGLE STAGE NETWORKS; SWITCH CONFLICT RESOLUTION STRATEGIES;
D O I：
10.1109/12.76415
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A single stage interconnection network (SSIN) consists of only one stage of switches and recirculation through processors is used to provide the desired source-destination permutations. This correspondence introduces an analytical probability model for SSIN's using 2 x 2 switches and compares it to simulation results. Four SSIN's with different network sizes, loading, and routing strategies are considered. Two possible cases of processors with and without buffers and three different routing strategies have been applied in resolving conflicts. The analytical model is seen to be in close agreement with the simulation results while it provides at least an order of magnitude reduction in CPU time.
引用
收藏
页码：357 / 365
页数：9
相关论文
共 50 条
  • [31] THE PERFORMANCE OF MULTISTAGE INTERCONNECTION NETWORKS FOR MULTIPROCESSORS
    KRUSKAL, CP
    SNIR, M
    IEEE TRANSACTIONS ON COMPUTERS, 1983, 32 (12) : 1091 - 1098
  • [32] A MEASURE OF THE PERFORMANCE OF BINOMIAL INTERCONNECTION NETWORKS
    KHANNA, S
    COMPUTERS & ELECTRICAL ENGINEERING, 1992, 18 (05) : 411 - 420
  • [33] Performance Comparison of Hierarchical Interconnection Networks
    Abd-El-Barr, Mostafa
    Al-Somani, Turki F.
    2011 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING (PACRIM), 2011, : 191 - 196
  • [34] Performance analysis of finite-buffered asynchronous multistage interconnection networks
    Mohapatra, P
    Das, CR
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1996, 7 (01) : 18 - 25
  • [35] Performance of multicasting closed interconnection networks
    Chan, CW
    Liew, SC
    IEEE INFOCOM '97 - THE CONFERENCE ON COMPUTER COMMUNICATIONS, PROCEEDINGS, VOLS 1-3: SIXTEENTH ANNUAL JOINT CONFERENCE OF THE IEEE COMPUTER AND COMMUNICATIONS SOCIETIES - DRIVING THE INFORMATION REVOLUTION, 1997, : 525 - 532
  • [36] Evaluating the performance of photonic interconnection networks
    Chamberlain, R
    Baw, CS
    Franklin, M
    Hackmann, C
    Krishnamurthy, P
    Mahajan, A
    Wrighton, M
    35TH ANNUAL SIMULATION SYMPOSIUM, PROCEEDINGS, 2002, : 209 - 218
  • [37] High performance computing and interconnection networks
    Al-Dhelaan, A
    TELECOMMUNICATION SYSTEMS, 1998, 10 (1-2) : 1 - 1
  • [38] A UNIFORM REPRESENTATION OF SINGLE-STAGE AND MULTISTAGE INTERCONNECTION NETWORKS USED IN SIMD-MACHINES
    PRADHAN, DK
    KODANDAPANI, KL
    IEEE TRANSACTIONS ON COMPUTERS, 1980, 29 (09) : 777 - 791
  • [39] EXTENDING THE MEMORY-HIERARCHY INTO MULTIPROCESSOR INTERCONNECTION NETWORKS - A PERFORMANCE ANALYSIS
    MIZRAHI, HE
    BAER, JL
    LAZOWSKA, ED
    ZAHORJAN, J
    PROCEEDINGS OF THE 1989 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, VOL 1: ARCHITECTURE, 1989, : I41 - I50
  • [40] PERFORMANCE ANALYSIS OF INTERCONNECTION NETWORKS OF A MODIFIED-MODEL FOR SYNCHRONOUS MULTIPROCESSORS
    POMBORTSIS, A
    HALATSIS, C
    ELECTRONICS LETTERS, 1986, 22 (04) : 222 - 224
12345