STRESS RELIEF MECHANISM OF AGING IN PLATED-WIRE MEMORIES

被引：0

|

作者：

LUTES, OS

HOLMEN, JO

ULMER, RP

机构：

来源：

IEEE TRANSACTIONS ON MAGNETICS | 1970年 / MAG6卷 / 04期

关键词：

D O I：

10.1109/TMAG.1970.1066978

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

收藏

页码：785 / +

页数：1

相关论文

共 50 条

[31] CONSIDERATION OF BIT-DENSITY LIMITATIONS IN PLATED-WIRE MEMORY
ORIHARA, S
KAWAKAMI, S
SAKAI, S
IEEE TRANSACTIONS ON MAGNETICS, 1973, MAG9 (03) : 507 - 511
[32] IMPROVED WOVEN PLATED-WIRE MEMORY ARRAY WITH DUMMY CROSSPOINTS
SAKAI, M
IEEE TRANSACTIONS ON MAGNETICS, 1970, MAG6 (03) : 730 - &
[33] MATHEMATICAL MODEL FOR EFFICIENT DESIGN OF A PLATED-WIRE MEMORY CELL
MCCARY, RO
BARBER, WD
IEEE TRANSACTIONS ON MAGNETICS, 1971, MAG7 (03) : 622 - &
[34] DEPENDENCE OF PLATED-WIRE MEMORY ELEMENT LIFETIME ON OPERATING CONDITIONS
BERNARD, EF
IEEE TRANSACTIONS ON MAGNETICS, 1969, MAG5 (03) : 516 - &
[35] 106-BIT NDRO PLATED-WIRE MEMORY.
Ishi, Osamu
Nitta, Matsuo
Takashima, Minoru
Nakamura, Katsuro
Tosaka, Katsuyuki
Electronics and Communications in Japan (English translation of Denshi Tsushin Gakkai Zasshi), 1971, 54 (05): : 104 - 112
[36] RELATIONSHIP OF SOME PROCESSING VARIABLES TO PLATED-WIRE MEMORY PROPERTIES
SALLO, JS
RANSOM, LD
IEEE TRANSACTIONS ON MAGNETICS, 1969, MAG5 (03) : 516 - &
[37] NEW ENTRY IN PLATED WIRE MEMORIES
不详
ELECTRONIC ENGINEER, 1969, 28 (06): : 10 - &
[38] CURRENT STATUS OF PLATED WIRE MEMORIES
SALLO, JS
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1970, 117 (03) : C89 - &
[39] PLATED-WIRE SPECIFICATIONS - THEIR RELATION TO PLATING PARAMETERS AND INFLUENCE ON STORE PERFORMANCE
GIRARD, R
GRUNBERG, G
LORANG, B
NICOLAS, G
IEEE TRANSACTIONS ON MAGNETICS, 1969, MAG5 (03) : 501 - +
[40] 60-NS ACCESS TIME PLATED-WIRE ELECTRICALLY ALTERABLE ROM
SAKAI, S
SUZUKI, T
YAMAGISH.K
IEEE TRANSACTIONS ON MAGNETICS, 1971, MAG7 (03) : 498 - &

← 1 2 3 4 5 →