FURTHER COMMENTS ON SYNTHESIS OF SYMMETRIC SWITCHING FUNCTIONS USING THRESHOLD LOGIC NETWORKS

被引：0
|
作者：
ROY, PKS
机构：
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1968年 / C 17卷 / 09期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：899 / +
页数：1
相关论文
共 50 条
  • [41] Implementation Aspects of Logic Functions using Single Electron Threshold Logic Gates and Hybrid SET-MOS Circuits
    Jain, Amit
    Ghosh, Arpita
    Singh, N. Basanta
    Sarkar, Subir Kumar
    IETE JOURNAL OF RESEARCH, 2016, 62 (04) : 479 - 487
  • [42] Synthesis of Symmetric Boolean Functions Using a Three-Stage Network
    Deb, Arighna
    Das, Debesh K.
    Bhattacharya, Bhargab B.
    2014 FIFTH INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED), 2014, : 182 - 186
  • [43] DISTRIBUTED RC NETWORK SYNTHESIS OF TRANSFER FUNCTIONS USING SYMMETRIC STRUCTURES
    GIGUERE, JC
    SWAMY, MNS
    BHATTACHARYA, BB
    IEEE TRANSACTIONS ON CIRCUIT THEORY, 1970, CT17 (03): : 448 - +
  • [44] SYNTHESIS OF MULTIOUTPUT LOGIC-NETWORKS USING SPECTRAL TECHNIQUES
    BENNETT, LAM
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1995, 142 (04): : 241 - 248
  • [45] A Satisfiability-Based Approximate Algorithm for Logic Synthesis Using Switching Lattices
    Aksoy, Levent
    Altun, Mustafa
    2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 1637 - 1642
  • [46] A mapping technique for the synthesis of linear threshold gate networks used to implement Boolean functions
    Celinski, Peter
    Sherman, Gregory D.
    López, José Fco.
    Abbott, Derek
    Advances in Neural Networks and Applications, 2001, : 224 - 228
  • [47] Comments on "Discrete time neural network synthesis using input and output functions"
    Kecman, V
    IEEE TRANSACTIONS ON SYSTEMS MAN AND CYBERNETICS PART B-CYBERNETICS, 2000, 30 (01): : 244 - 245
  • [48] Adaptive Output Feedback Leader-Following in Networks of Linear Systems Using Switching Logic
    Lee, Sungryul
    IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2024, E107.A (09) : 1565 - 1569
  • [49] Synthesis of Logic Circuits Using Fractional-Order Dynamic Fitness Functions
    Reis, Cecilia
    Machado, J. A. Tenreiro
    Cunha, J. Boaventura
    PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY, VOL 1, 2007, 1 : 55 - +
  • [50] Synthesis of Reversible Logic Functions using Ternary Max-Min Algebra
    Khan, Musharrat
    Rice, Jacqueline E.
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1674 - 1677
12345