ANALYSIS AND IDENTIFICATION OF SPEED-INDEPENDENT CIRCUITS ON AN EVENT MODEL

被引：7
|
作者：
KISHINEVSKY, M
KONDRATYEV, A
TAUBIN, A
VARSHAVSKY, V
机构：
[1] RES & DEV COOP TRASSA,ST PETERSBURG,RUSSIA
[2] TECH UNIV DENMARK,DK-2800 LYNGBY,DENMARK
[3] UNIV AIZU,AIZU,JAPAN
来源：
FORMAL METHODS IN SYSTEM DESIGN | 1994年 / 4卷 / 01期
关键词：
SPEED-INDEPENDENT CIRCUITS; DELAY-INSENSITIVE CIRCUITS; EVENT MODELS; SIGNAL GRAPH; ANALYSIS; IDENTIFICATION; VERIFICATION;
D O I：
10.1007/BF01383956
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
The object of this article is the analysis of asynchronous circuits for speed independence or delay insensitivity. The circuits are specified as a netlist of logic functions describing the components. The analysis is based on a derivation of an event specification of the circuit behavior in a form of a signal graph. Signal graphs can be viewed either as a formalization of timing diagrams, or as a signal interpreted version of marked graphs (a subclass of Petri nets). The main advantage of this method is that a state explosion is avoided. A restoration of an event specification of a circuit also helps to solve the behavior identification problem, i.e., to compare the obtained specification with the desired specification. We illustrate the method by means of some examples.
引用
收藏
页码：33 / 75
页数：43
相关论文
共 50 条
  • [31] AUTOMATIC VERIFICATION OF SPEED-INDEPENDENT CIRCUITS WITH PETRI NET SPECIFICATIONS
    DILL, DL
    NOWICK, SM
    SPROULL, RF
    PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 212 - 216
  • [32] Partial order based approach to synthesis of speed-independent circuits
    Semenov, A
    Yakovlev, A
    Pastor, E
    Pena, MA
    Lavagno, L
    Cortadella, J
    THIRD INTERNATIONAL SYMPOSIUM ON ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 1997, : 254 - 265
  • [33] STG-level decomposition and resynthesis of speed-independent circuits
    Chen, RD
    Jou, JM
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2002, 49 (12) : 1751 - 1763
  • [34] Redressing Timing Issues for Speed-Independent Circuits in Deep Submicron Age
    Li, Yu
    Mak, Terrence
    Yakovlev, Alex
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 1376 - 1381
  • [35] SPIN-SIM: Logic and fault simulation for speed-independent circuits
    Shi, F
    Makris, Y
    INTERNATIONAL TEST CONFERENCE 2004, PROCEEDINGS, 2004, : 597 - 606
  • [36] Technology mapping of speed-independent circuits based on combinational decomposition and resynthesis
    Cortadella, J
    Kishinevsky, M
    Kondratyev, A
    Lavagno, L
    Yakovlev, A
    EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS, 1997, : 98 - 105
  • [37] Exclusion relation of k out of n and the synthesis of speed-independent circuits
    Pereira, A
    Borges, AR
    Ferrari, A
    16TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2003, PROCEEDINGS, 2003, : 155 - 159
  • [38] Decomposition and technology mapping of speed-independent circuits using Boolean relations
    Cortadella, J
    Kishinevsky, M
    Kondratyev, A
    Lavagno, L
    Pastor, E
    Yakovlev, A
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (09) : 1221 - 1236
  • [39] A region-based theory for state assignment in speed-independent circuits
    Cortadella, J
    Kishinevsky, M
    Kondratyev, A
    Lavagno, L
    Yakovlev, A
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (08) : 793 - 812
  • [40] Decomposition and technology mapping of speed-independent circuits using Boolean relations
    Cortadella, J
    Kishinevsky, M
    Lavagno, L
    Pastor, E
    Yakovlev, A
    1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 220 - 227
12345