METHOD OF REALIZING MINIMUM-WIDTH WIRINGS

被引：0
|
作者：
ASANO, T [1 ]
KITAHASHI, T [1 ]
TANAKA, K [1 ]
机构：
[1] OSAKA UNIV,FAC ENGN SCI,TOYONAKA,OSAKA 560,JAPAN
来源：
ELECTRONICS & COMMUNICATIONS IN JAPAN | 1976年 / 59卷 / 02期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：29 / 39
页数：11
相关论文
共 50 条
  • [21] Computing a minimum-width square annulus in arbitrary orientation
    Bae, Sang Won
    THEORETICAL COMPUTER SCIENCE, 2018, 718 : 2 - 13
  • [22] Approximation and exact algorithms for minimum-width annuli and shells
    Agarwal, Pankaj K.
    Aronov, Boris
    Har-Peled, Sariel
    Sharir, Micha
    Proceedings of the Annual Symposium on Computational Geometry, 1999, : 380 - 389
  • [23] A heuristic for minimum-width graph layering with consideration of dummy nodes
    Tarassov, A
    Nikolov, NS
    Branke, J
    EXPERIMENTAL AND EFFICIENT ALGORITHMS, 2004, 3059 : 570 - 583
  • [24] Minimum-Width Annulus with Outliers: Circular, Square, and Rectangular Cases
    Ahn, Hee-Kap
    Ahn, Taehoon
    Bae, Sang Won
    Choi, Jongmin
    Kim, Mincheol
    Oh, Eunjin
    Shin, Chan-Su
    Yoon, Sang Duk
    WALCOM: ALGORITHMS AND COMPUTATION, WALCOM 2018, 2018, 10755 : 44 - 55
  • [25] A data-parallel algorithm for minimum-width tree layout
    Lang, W
    INFORMATION PROCESSING LETTERS, 1998, 67 (01) : 21 - 28
  • [26] Minimum-width annulus with outliers: Circular, square, and rectangular cases
    Ahn, Hee-Kap
    Ahn, Taehoon
    Bae, Sang Won
    Choi, Jongmin
    Kim, Mincheol
    Oh, Eunjin
    Shin, Chan-Su
    Yoon, Sang Duk
    INFORMATION PROCESSING LETTERS, 2019, 145 : 16 - 23
  • [27] MINIMUM-WIDTH CONTROL-CURRENT PULSE FOR JOSEPHSON LOGIC GATES
    DHONG, SH
    VANDUZER, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (10) : 1965 - 1973
  • [28] Computing a Minimum-Width Square or Rectangular Annulus with Outliers [Extended Abstract]
    Bae, Sang Won
    COMPUTING AND COMBINATORICS, COCOON 2016, 2016, 9797 : 443 - 454
  • [29] Minimum-Width Double-Slabs and Widest Empty Slabs in High Dimensions
    Ahn, Taehoon
    Chung, Chaeyoon
    Ahn, Hee-Kap
    Bae, Sang Won
    Cheong, Otfried
    Yoon, Sang Duk
    LATIN 2024: THEORETICAL INFORMATICS, PT I, 2024, 14578 : 303 - 317
  • [30] A hierarchical technique for minimum-width layout of two-dimensional CMOS cells
    Gupta, A
    Hayes, JP
    TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 15 - 20
12345