RESPONSE TO A NOTE ON BIT-COUNTING HARDWARE FOR PARALLEL PROCESSORS

被引:0
|
作者
REEVES, AP
机构
来源
关键词
D O I
10.1016/0146-664X(81)90027-7
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
引用
收藏
页码:187 / 188
页数:2
相关论文
共 46 条
  • [41] Low time-complexity, hardware-efficient bit-parallel power-sum circuit for finite fields GF(2m)
    Guo, Jyh-Huei
    Wang, Chin-Liang
    Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 1
  • [42] Low-Power and Low-Hardware Bit-Parallel Polynomial Basis Systolic Multiplier over GF(2m) for Irreducible Polynomials
    Mathe, Sudha Ellison
    Boppana, Lakshmi
    ETRI JOURNAL, 2017, 39 (04) : 570 - 581
  • [43] A low time-complexity, hardware-efficient bit-parallel power-sum circuit for finite fields GF(2m)
    Guo, JH
    Wang, CL
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 521 - 524
  • [44] ControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal Emulation
    Ottaviano, Alessandro
    Balas, Robert
    Bambini, Giovanni
    Del Vecchio, Antonio
    Ciani, Maicol
    Rossi, Davide
    Benini, Luca
    Bartolini, Andrea
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2024, 52 (1-2) : 93 - 123
  • [45] ControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal Emulation
    Alessandro Ottaviano
    Robert Balas
    Giovanni Bambini
    Antonio Del Vecchio
    Maicol Ciani
    Davide Rossi
    Luca Benini
    Andrea Bartolini
    International Journal of Parallel Programming, 2024, 52 : 93 - 123
  • [46] Retraction Note to: An advanced artificial intelligence technique for resource allocation by investigating and scheduling parallel-distributed request/response handling
    R. Geetha
    V. Parthasarathy
    Journal of Ambient Intelligence and Humanized Computing, 2023, 14 (Suppl 1) : 139 - 139