ESDA BOOSTS PRODUCTIVITY FOR HIGH-LEVEL DESIGN

被引：0
|
作者：
MALINIAK, L
机构：
来源：
ELECTRONIC DESIGN | 1993年 / 41卷 / 11期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
下载
收藏
页码：125 / &
相关论文
共 50 条
  • [21] Exploit high-level design like a pro
    Electronic Design, 1995, 43 (03):
  • [22] REPOSITORY ENGINEERING DESIGN FOR HIGH-LEVEL WASTE
    GRIFFIN, JR
    NUCLEAR ENERGY-JOURNAL OF THE BRITISH NUCLEAR ENERGY SOCIETY, 1982, 21 (04): : 267 - 273
  • [23] DESIGN PROBLEMS OF HIGH-LEVEL CONE LOUDSPEAKERS
    GILLIOM, JR
    BOLIVER, PL
    BOLIVER, LC
    JOURNAL OF THE AUDIO ENGINEERING SOCIETY, 1977, 25 (05): : 294 - 299
  • [24] DESIGN OF CLOCKING SCHEMES IN HIGH-LEVEL SYNTHESIS
    PENG, Z
    MICROPROCESSING AND MICROPROGRAMMING, 1991, 31 (1-5): : 71 - 76
  • [25] Constraints on the design of a high-level model of cognition
    Jones, RM
    Laird, JE
    PROCEEDINGS OF THE NINETEENTH ANNUAL CONFERENCE OF THE COGNITIVE SCIENCE SOCIETY, 1997, : 358 - 363
  • [26] NEW RELIGION FOR ANALOG HIGH-LEVEL DESIGN
    OHR, S
    COMPUTER DESIGN, 1994, 33 (10): : 162 - &
  • [27] Considering testability during high-level design
    Dey, Sujit
    Raghunathan, Anand
    Roy, Rabindra K.
    Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, 1998, : 205 - 210
  • [28] A framework for high-level system design exploration
    Dedic, Joze
    Finc, Matjaz
    Trost, Andrej
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2006, 36 (03): : 151 - 160
  • [29] Design of clocking schemes in high-level synthesis
    Peng, Zebo, 1600, (31): : 1 - 5
  • [30] Considering testability during high-level design
    Dey, S
    Raghunathan, A
    Roy, RK
    PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, 1998, : 205 - 210
12345