CONSISTENCY AND OBSERVABILITY INVARIANCE IN MULTI-LEVEL LOGIC SYNTHESIS

被引：1
|
作者：
MCGEER, P
BRAYTON, RK
机构：
来源：
1989 IEEE INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS | 1989年
关键词：
D O I：
10.1109/ICCAD.1989.76984
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：426 / 429
页数：4
相关论文
共 50 条
  • [41] Using ordered binary decision diagrams to factorize multi-level logic
    Hsiao, PY
    Liaw, RT
    Su, JY
    [J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 1996, 15 (03) : 361 - 376
  • [42] Markov Logic Networks for Multi-Level Fusion Support to Intelligence Analysis
    Oxenham, Martin
    Ao, Zhuoyun
    Burgess, Glenn
    El-Mahassni, Edwin
    [J]. 2015 18TH INTERNATIONAL CONFERENCE ON INFORMATION FUSION (FUSION), 2015, : 2001 - 2008
  • [43] STATE ASSIGNMENT FOR MULTI-LEVEL LOGIC USING DYNAMIC LITERAL ESTIMATION
    BOLOTSKI, M
    CAMPORESE, D
    BARMAN, R
    [J]. 1989 IEEE INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1989, : 220 - 223
  • [44] A hardware implementation of Multi-Level Threshold Logic for Artificial Neural Net
    Neville, R.
    [J]. 2006 IEEE INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORK PROCEEDINGS, VOLS 1-10, 2006, : 2845 - 2851
  • [45] Unsupervised Domain Adaptive 3D Detection with Multi-Level Consistency
    Luo, Zhipeng
    Cai, Zhongang
    Zhou, Changqing
    Zhang, Gongjie
    Zhao, Haiyu
    Yi, Shuai
    Lu, Shijian
    Li, Hongsheng
    Zhang, Shanghang
    Liu, Ziwei
    [J]. 2021 IEEE/CVF INTERNATIONAL CONFERENCE ON COMPUTER VISION (ICCV 2021), 2021, : 8846 - 8855
  • [46] Multi-Level Logic Gate Operation Based on Amplified Aptasensor Performance
    Feng, Lingyan
    Lyu, Zhaozi
    Offenhaeusser, Andreas
    Mayer, Dirk
    [J]. ANGEWANDTE CHEMIE-INTERNATIONAL EDITION, 2015, 54 (26) : 7693 - 7697
  • [47] Using DLSim 3: A Scalable, Extensible, Multi-level Logic Simulator
    Salter, Richard M.
    Donaldson, John L.
    [J]. ITICSE '08: PROCEEDINGS OF THE 13TH ANNUAL CONFERENCE ON INNOVATION AND TECHNOLOGY IN COMPUTER SCIENCE EDUCATION, 2008, : 315 - 315
  • [48] Multi-level, Memory-based Logic using CMOS Technology
    Dugganapally, Indira Priyadarshini
    Watkins, Steve E.
    Cooper, Benjamin
    [J]. 2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 584 - 589
  • [49] Comments on "Dual-rail asynchronous logic multi-level implementation"
    Balasubramanian, P.
    [J]. INTEGRATION-THE VLSI JOURNAL, 2016, 52 : 34 - 40
  • [50] Power optimization of multi-level logic circuits utilizing circuit symmetries
    Chung, KS
    Kim, TW
    Liu, CL
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2000, 87 (07) : 853 - 864
12345