FABRICATION OF SELF-ALIGNED ALUMINUM GATE POLYSILICON THIN-FILM TRANSISTORS USING LOW-TEMPERATURE CRYSTALLIZATION PROCESS

被引:6
|
作者
OHNO, E
YOSHINOUCHI, A
HOSODA, T
ITOH, M
MORITA, T
TSUCHIMOTO, S
机构
[1] Central Research Laboratories, Sharp Corporation, Tenri, Nara, 632
关键词
POLYSILICON; THIN-FILM TRANSISTOR; ALUMINUM; LOW-TEMPERATURE PROCESS; LIQUID CRYSTAL DISPLAY; ION DOPING;
D O I
10.1143/JJAP.33.635
中图分类号
O59 [应用物理学];
学科分类号
摘要
The performance of scanning driver circuits fabricated with self-aligned aluminum gate polysilicon thin-film transistors (TFT's) is demonstrated. After the gate electrode patterning, the fabrication process temperature is kept below 400 degrees C to enable the use of aluminum gate electrodes. The low-temperature crystallization phenomenon, which occurs when protons are implanted simultaneously with boron or phosphorus dopants, is employed to eliminate the 600 degrees C activation-annealing process. A maximum clock frequency of about 2.0 MHz is achieved when the driver operating voltage is 24 V and the TFT channel length is 12 mu m.
引用
收藏
页码:635 / 638
页数:4
相关论文
共 50 条
  • [41] A NEW SELF-ALIGNED SUBTRACTIVE GATE PROCESS FOR HIGH-VOLTAGE AND COMPLEMENTARY POLYCRYSTALLINE SILICON THIN-FILM TRANSISTORS
    WU, IW
    HUANG, TY
    LEWIS, AG
    CHUANG, TC
    CHIANG, A
    JOURNAL OF APPLIED PHYSICS, 1990, 68 (09) : 4900 - 4902
  • [42] Self-Aligned Four-Terminal Low-Temperature Polycrystalline-Silicon Thin-Film Transistors on Glass Substrate Using Continuous-Wave Laser Lateral Crystallization
    Hara, A.
    Ohsawa, H.
    THIN FILM TRANSISTORS 13 (TFT 13), 2016, 75 (10): : 37 - 47
  • [43] Gate array using low-temperature poly-Si thin-film transistors
    Kimura M.
    Inoue M.
    Matsuda T.
    IEICE Trans Electron, 2020, 7 (341-344): : 341 - 344
  • [44] Gate Array Using Low-Temperature Poly-Si Thin-Film Transistors
    Kimura, Mutsumi
    Inoue, Masashi
    Matsuda, Tokiyoshi
    IEICE TRANSACTIONS ON ELECTRONICS, 2020, E103C (07): : 341 - 344
  • [45] Modeling and characterization of low frequency noise in self-aligned top-gate coplanar IGZO thin-film transistors
    Lee, Su-Hyeon
    Oh, Chae-Eun
    Lee, Dong-Ho
    Hwang, Jin-Ha
    Han, Ye-Lim
    Ko, Younghyun
    Jeong, Chanyong
    Ryu, Wonsang
    Noh, Jiyong
    Park, Kwon-Shik
    Song, Sang-Hun
    Kwon, Hyuck-In
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2024, 39 (11)
  • [46] A Novel Self-Aligned Double-Channel Polysilicon Thin-Film Transistor
    Chien, Feng-Tso
    Chen, Chii-Wen
    Lee, Tien-Chun
    Wang, Chi-Ling
    Cheng, Ching-Hwa
    Kang, Tsung-Kuei
    Chiu, Hsien-Chin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (02) : 799 - 804
  • [47] Electrical stability in self-aligned p-channel polysilicon thin film transistors
    Gaucci, P.
    Mariucci, L.
    Valletta, A.
    Pecora, A.
    Fortunato, G.
    Templier, F.
    THIN SOLID FILMS, 2007, 515 (19) : 7571 - 7575
  • [48] Extended-Gate pH Sensors using Self-Aligned Four-Terminal Metal Double-Gate Low-Temperature Polycrystalline-Silicon Thin-Film Transistors on Glass Substrate
    Ohsawa, Hiroki
    Hara, Akito
    THIN FILM TRANSISTORS 13 (TFT 13), 2016, 75 (10): : 253 - 260
  • [49] Self-Aligned Planar Metal Double-Gate Polycrystalline-Silicon Thin-Film Transistors Fabricated at Low Temperature on Glass Substrate
    Ogata, Hiroyuki
    Ichijo, Kenji
    Kondo, Kenji
    Hara, Akito
    IEICE TRANSACTIONS ON ELECTRONICS, 2013, E96C (02): : 285 - 288
  • [50] SELF-ALIGNED POLYCRYSTALLINE SILICON THIN-FILM TRANSISTORS BY LASER IMPLANTATION
    COXON, P
    LLOYD, M
    MIGLIORATO, P
    APPLIED PHYSICS LETTERS, 1986, 48 (26) : 1785 - 1786