共 50 条
- [1] A PRACTICAL METHOD FOR REDUCING EFFECTS OF PARASITIC CAPACITANCES IN INTEGRATED CIRCUITS PROCEEDINGS OF THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, 1967, 55 (02): : 235 - &
- [2] Accurate estimation of parasitic capacitances in analog circuits DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1364 - 1365
- [4] A hybrid element method for calculation of capacitances from the layout of integrated circuits BOUNDARY ELEMENT TECHNOLOGY XI, 1996, : 415 - 424
- [6] A practical approach to parasitic extraction for design of multimillion-transistor integrated circuits 37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 69 - 74
- [9] Method for Practical Use of Parasitic Capacitances of Reference Current Sources in Dual-Input-Stages for Increasing the SR of Operational Amplifiers in Inverting Connection Circuits 2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1154 - 1156
- [10] ELIMINATION OF PARASITIC CAPACITANCES IN SWITCHED-CAPACITOR CIRCUITS BY CIRCUIT TRANSFORMATIONS IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1985, 32 (05): : 467 - 475