Performance Analysis of a Reconfigurable Shared Memory Multiprocessor System for Embedded Applications

被引：1

作者：

Cook, Darcy ^{[1
]}

Ferens, Ken ^{[2
]}

机构：

[1] JCA Elect, 118 King Edward St E, Winnipeg, MB R3H 0N8, Canada

[2] Univ Manitoba, Elect & Comp Engn, Winnipeg, MB R3T 5V6, Canada

来源：

JOURNAL OF ICT RESEARCH AND APPLICATIONS | 2013年 / 7卷 / 01期

关键词：

FGPA; multiprocessor system; reconfigurable processors; scheduling and task partitioning; shared memory; soft core microprocessor;

D O I：

10.5614/itbj.ict.res.appl.2013.7.1.2

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a method to predict performance of multiple processor cores in a reconfigurable system for embedded applications. A multiprocessor framework is developed with the capability of reconfigurable processors in a shared memory system optimized for stream-oriented data and signal processing applications. The framework features a discrete time Markov based stochastic tool, which is used to analyze memory contention in the shared memory architecture, and to predict the performance increase (speed of execution) when the number of processors is varied. Performance predictions for variations of other system parameters, such as different task allocations and the number of pipeline stages are possible as well. The results of the prediction tool were verified by experimental results of a green screen application developed and run on a Xilinx Virtex-II Pro FPGA with MicroBlaze soft processors.

引用

下载

页码：15 / 35

页数：21

共 50 条

[41] Designing a standardized model for a shared-memory multiprocessor computing system
Nikol'skii, VA
AUTOMATIC CONTROL AND COMPUTER SCIENCES, 2001, 35 (02) : 47 - 51
[42] Design and Analysis of a Dynamically Reconfigurable Shared Memory Cluster
Tripathy, Minakshi
Tripathy, C. R.
INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2010, 10 (09): : 145 - 158
[43] Parallel scheduler for a shared memory (tightly-coupled) multiprocessor system
Sharma, G
Gupta, B
COMPUTER SYSTEMS SCIENCE AND ENGINEERING, 1998, 13 (04): : 241 - 247
[44] Performance optimization of embedded applications in a hybrid reconfigurable platform
Galanis, Michalis D.
Dimitroulakos, Gregory
Goutis, Costas E.
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2007, 4644 : 352 - +
[45] On using incremental profiling for the performance analysis of shared memory parallel applications
Fuerlinger, Karl
Gerndt, Michael
Dongarra, Jack
EURO-PAR 2007 PARALLEL PROCESSING, PROCEEDINGS, 2007, 4641 : 62 - +
[46] UML design for dynamically reconfigurable multiprocessor embedded systems
Vidal, Jorgiano
de Lamotte, Florent
Gogniat, Guy
Diguet, Jean-Philippe
Soulard, Philippe
2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 1195 - 1200
[47] A CACHE-COHERENT, DISTRIBUTED MEMORY MULTIPROCESSOR SYSTEM AND ITS PERFORMANCE ANALYSIS
MARQUARDT, DE
ALKHATIB, HS
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1992, E75D (03) : 274 - 290
[48] Analysis of a shared-memory multiprocessor via a novel queuing model
Reijns, GL
van Gemund, AJC
JOURNAL OF SYSTEMS ARCHITECTURE, 1999, 45 (14) : 1189 - 1193
[49] PERFORMANCE-MEASUREMENT AND MODELING TO EVALUATE VARIOUS EFFECTS ON A SHARED MEMORY MULTIPROCESSOR
ZHANG, XD
IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 1991, 17 (01) : 87 - 93
[50] A HARDWARE INSTRUMENTATION APPROACH FOR PERFORMANCE-MEASUREMENT OF A SHARED-MEMORY MULTIPROCESSOR
NACHT, G
MINK, A
MODELING TECHNIQUES AND TOOLS FOR COMPUTER PERFORMANCE EVALUATION, 1989, : 249 - 264

← 1 2 3 4 5 →