UNIFIED SCHEDULING OF HIGH-PERFORMANCE PARALLEL VLSI PROCESSORS FOR ROBOTICS

被引:0
|
作者
KIM, B
KAMEYAMA, M
HIGUCHI, T
机构
关键词
MINIMUM-LATENCY ARCHITECTURE; SPECIAL-PURPOSE VLSI PROCESSOR; PARALLEL PROCESSING; COMMUNICATION TIME; BUS INTERCONNECTION NETWORK;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The performance of processing elements can be improved by the progress of VLSI circuit technology, while the communication overhead can not be negligible in parallel processing system. This paper presents a unified scheduling that allocates tasks having different task processing times in multiple processing elements. The objective function is formulated to measure communication time between processing elements. By employing constraint conditions, the scheduling efficiently generates an optimal solution using an integer programming so that minimum communication time can be achieved. We also propose a VLSI processor for robotics whose latency is very small. In the VLSI processor, the data transfer between two processing elements can be done very quickly, so that the communication cycle time is greatly reduced.
引用
收藏
页码:904 / 910
页数:7
相关论文
共 50 条
  • [21] VLSI DESIGN FOR MASSIVELY PARALLEL SIGNAL PROCESSORS
    KUNG, SY
    ANNEVELINK, J
    MICROPROCESSORS AND MICROSYSTEMS, 1983, 7 (10) : 461 - 468
  • [22] HIGH-PERFORMANCE HEAT SINKING FOR VLSI
    TUCKERMAN, DB
    PEASE, RFW
    ELECTRON DEVICE LETTERS, 1981, 2 (05): : 126 - 129
  • [23] HIGH-PERFORMANCE VLSI MEMORY SYSTEM
    LOB, CG
    REED, MJ
    FUCETOLA, JP
    LUDWIG, MA
    HEWLETT-PACKARD JOURNAL, 1983, 34 (08): : 14 - 20
  • [24] High-performance parallel processors based on star-coupled WDM optical interconnects
    DeGroot, AJ
    Deri, RJ
    Haigh, RE
    Patterson, FG
    DiJaili, SP
    PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON MASSIVELY PARALLEL PROCESSING USING OPTICAL INTERCONNECTIONS, 1996, : 62 - 69
  • [25] A HIGH-PERFORMANCE VISION SYSTEM FOR ROBOTICS
    CHIU, MY
    NIEDERMAYR, E
    POLESCHINSKI, R
    BANIHASHEMI, AR
    CLARK, SJ
    SQUIRES, R
    SIEMENS FORSCHUNGS-UND ENTWICKLUNGSBERICHTE-SIEMENS RESEARCH AND DEVELOPMENT REPORTS, 1984, 13 (03): : 147 - 150
  • [26] Using Explicit Output Comparisons for Fault Tolerant Scheduling (FTS) on Modern High-Performance Processors
    Gao, Yue
    Gupta, Sandeep K.
    Breuer, Melvin A.
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 927 - 932
  • [27] SCHEDULING LOOPS ON PARALLEL PROCESSORS - A SIMPLE ALGORITHM WITH CLOSE TO OPTIMUM PERFORMANCE
    GASPERONI, F
    SCHWIEGELSHOHN, U
    LECTURE NOTES IN COMPUTER SCIENCE, 1992, 634 : 625 - 636
  • [28] Scheduling with interjob communication on parallel processors
    Koenig, Juergen
    Maecker, Alexander
    Meyer, Friedhelm
    Riechers, Soeren
    JOURNAL OF COMBINATORIAL OPTIMIZATION, 2018, 36 (04) : 1356 - 1379
  • [29] Adaptive cache compression for high-performance processors
    Alameldeen, AR
    Wood, DA
    31ST ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2004, : 212 - 223
  • [30] SCHEDULING SEQUENTIAL LOOPS ON PARALLEL PROCESSORS
    MUNSHI, AA
    SIMONS, B
    LECTURE NOTES IN COMPUTER SCIENCE, 1988, 297 : 392 - 415