16-BIT BIPOLAR MU-P AIMS AT HIGH-SPEED CONTROLLER APPLICATIONS

被引：0

作者：

BAILEY, C

机构：

来源：

ELECTRONIC DESIGN | 1981年 / 29卷 / 25期

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：36 / &

共 50 条

[41] BIPOLAR VLSI BUILDS 16-BIT CONTROLLER HANDLING MANY FAST PERIPHERALS AT ONCE.
Joshi, Sunil
Mithani, Deepak
Stephansen, Steve
Electronics, 1981, 54 (24): : 98 - 102
[42] High Speed 16-bit Digital Vedic Multiplier using FPGA
Narula, Udit
Tripathi, Rajan
Wakhle, Garima
2015 2ND INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT (INDIACOM), 2015, : 121 - 124
[43] MULTITASKING SYSTEM CUSTOM FITS SOFTWARE TO 16-BIT MU-C APPLICATIONS
SCHINDLER, M
ELECTRONIC DESIGN, 1980, 28 (09) : 36 - 36
[44] A HIGH-PERFORMANCE 16-BIT BIPOLAR MICROPROCESSOR - THE AM-29116
HARMON, WJ
MILLER, WK
MICROELECTRONICS AND RELIABILITY, 1981, 21 (06): : 851 - 869
[45] NEW MEMBERS BROADEN 16-BIT 68000 MU-P FAMILY - COMING ARE MU-PS WITH VIRTUAL MEMORY, A ONE-CHIP MU-C, AND EXTENSIVE PERIPHERAL SUPPORT
BURSKY, D
ELECTRONIC DESIGN, 1982, 30 (06) : 40 - 42
[46] GATE ARRAY TIES 16-BIT DAC INTO MU-P-BASED SYSTEMS
HARWARD, SR
HARWARD, JD
ELECTRONIC DESIGN, 1984, 32 (05) : 141 - &
[47] Design of Low Power and High-Speed 16-bit Square Root Carry Select Adder using AL
Bajpai, Archit
Anuraj, A. R.
Shakthivel, G.
Premananda, B. S.
2018 3RD INTERNATIONAL CONFERENCE ON CIRCUITS, CONTROL, COMMUNICATION AND COMPUTING (I4C), 2018,
[48] 8X8 MULTIPLIER AND 8-BIT MU-P PERFORM 16X16 BIT MULTIPLICATION
MOR, S
EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1979, 24 (20): : 147 - 152
[49] A new 16-bit high speed and variable stage carry skip adder
Arora, Anjali
Niranjan, Vandana
2017 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE & COMMUNICATION TECHNOLOGY (CICT), 2017,
[50] CONTROLLER HAS HIGH-SPEED, BIT-MANIPULATION CAPABILITY
SEIPP, WH
ELECTRONICS, 1976, 49 (13): : 112 - 114

← 1 2 3 4 5 →