共 50 条
- [31] Nonstuck behaviour of open circuit supply faults in CMOS logic circuits IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1996, 143 (01): : 9 - 13
- [32] A design-for-testability technique for detecting delay faults in logic circuits ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : 201 - 204
- [33] Reliability evaluation of logic circuits based on transient faults propagation metrics IEICE ELECTRONICS EXPRESS, 2017, 14 (07):
- [34] Nonstuck behaviour of open circuit supply faults in CMOS logic circuits IEE Proc Circuits Devices Syst, 1 (9-13):
- [35] A design-for-testability technique for detecting delay faults in logic circuits PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 249 - 255
- [37] Test generation for multiple faults in multiple-valued logic circuits ICEMI'2003: PROCEEDINGS OF THE SIXTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOLS 1-3, 2003, : 618 - 621