ALGORITHMS FOR DETECTION OF FAULTS IN LOGIC CIRCUITS

被引:0
|
作者
BOURICIU.WG
SCHNEIDE.PR
ROTH, JP
TAN, CJ
HSIEH, EP
PUTZOLU, GR
机构
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:39 / &
相关论文
共 50 条
  • [31] Nonstuck behaviour of open circuit supply faults in CMOS logic circuits
    Johnson, S
    Morant, MJ
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1996, 143 (01): : 9 - 13
  • [32] A design-for-testability technique for detecting delay faults in logic circuits
    Raahemifar, K
    Ahmadi, M
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : 201 - 204
  • [33] Reliability evaluation of logic circuits based on transient faults propagation metrics
    Cai, Shuo
    Yu, Fei
    Wang, Weizheng
    Liu, Tieqiao
    Liu, Peng
    Wang, Wei
    IEICE ELECTRONICS EXPRESS, 2017, 14 (07):
  • [34] Nonstuck behaviour of open circuit supply faults in CMOS logic circuits
    Univ of Durham, Durham, United Kingdom
    IEE Proc Circuits Devices Syst, 1 (9-13):
  • [35] A design-for-testability technique for detecting delay faults in logic circuits
    Raahemifar, K
    Ahmadi, M
    PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 249 - 255
  • [36] TESTING FOR MULTIPLE FAULTS IN DOMINO-CMOS LOGIC-CIRCUITS
    JHA, NK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (01) : 109 - 116
  • [37] Test generation for multiple faults in multiple-valued logic circuits
    Pan, ZL
    ICEMI'2003: PROCEEDINGS OF THE SIXTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOLS 1-3, 2003, : 618 - 621
  • [38] DETECTION OF SINGLE INTERMITTENT FAULTS IN SEQUENTIAL-CIRCUITS
    SAVIR, J
    IEEE TRANSACTIONS ON COMPUTERS, 1980, 29 (07) : 673 - 678
  • [39] Test for detection & location of intermittent faults in combinational circuits
    Ismaeel, AA
    Bhatnagar, R
    IEEE TRANSACTIONS ON RELIABILITY, 1997, 46 (02) : 269 - 274
  • [40] DETECTION OF CATASTROPHIC FAULTS IN ANALOG INTEGRATED-CIRCUITS
    MILOR, L
    VISVANATHAN, V
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (02) : 114 - 130