Analysis of Flash Analog to Digital Converter Using Power Gating Technique

被引:0
|
作者
Dixit, Shivam [1 ]
Akashe, Shyam [2 ]
机构
[1] ITM Univ, Gwalior, MP, India
[2] ITM Univ, ECE, Gwalior, MP, India
来源
关键词
Flash ADC; Power Gating technique; average power; leakage current; BCD encoder; TIQ comparator;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In signal processing and communication system Analog-to-Digital Converter is very useful component. In Digital Signal Processing designing of high speed devices and converters are facing low power and low voltage. For efficient design and reduced complexity for high speed and low power device in signal processing system are required is Flash ADC. In this paper we are presented complete analysis of 3-bit Flash ADC circuit by using power gating technique. Power gating techniques are used to reduce the leakage current and average power. In this technique two methods are used, first is low leakage stacked power gating and second Diode based stacked power gating. Diode based stacked power gating technique is most effective technique, with this technique leakage current 1.311nW and average power is 3.07nW. 3-bit Flash ADC has been designed and simulated in cadence virtuoso tool at 45nm technology with input voltage is 0.7V.
引用
收藏
页码:323 / 334
页数:12
相关论文
共 50 条
  • [11] Improved Power Supply Rejection (PSR) Digital comparator based Flash Analog to digital converter (FADC)
    Palsodkar, Prachi
    Dakhole, P. K.
    Palsodkar, Prasanna
    2014 INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2014,
  • [12] CMOS current mode flash analog to digital converter
    Bell, JA
    Bruce, JW
    Blalock, BJ
    Stubberud, PA
    PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2001, : 272 - 275
  • [13] A Novel Flash Analog-to-Digital Converter Design using Cadence Tool
    Suresh, M.
    Sahu, Santoshi
    Sadangi, Kiran
    Panda, A. K.
    2009 INTERNATIONAL CONFERENCE ON ADVANCES IN RECENT TECHNOLOGIES IN COMMUNICATION AND COMPUTING (ARTCOM 2009), 2009, : 28 - 30
  • [14] An efficient power reduction technique for CMOS flash analog-to-digital converters
    Hwang, Yuh-Shyan
    Huang, Po-Hsiang
    Hwang, Bo-Han
    Chen, Jiann-Jong
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2009, 61 (03) : 271 - 278
  • [15] An efficient power reduction technique for CMOS flash analog-to-digital converters
    Yuh-Shyan Hwang
    Po-Hsiang Huang
    Bo-Han Hwang
    Jiann-Jong Chen
    Analog Integrated Circuits and Signal Processing, 2009, 61 : 271 - 278
  • [16] JOSEPHSON ANALOG-TO-DIGITAL CONVERTER USING SELF-GATING AND CIRCUITS AS COMPARATORS
    DHONG, SH
    JEWETT, RE
    VANDUZER, T
    IEEE TRANSACTIONS ON MAGNETICS, 1983, 19 (03) : 1282 - 1285
  • [17] Validity of using a fixed analog input for evaluating the SEU sensitivity of a flash analog-to-digital converter
    Buchner, S
    Campbell, AB
    Sternberg, A
    Massengill, L
    McMorrow, D
    Dyer, C
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2005, 52 (01) : 462 - 467
  • [18] Validity of using a fixed analog input for evaluating the SEU sensitivity of a flash analog-to-digital converter
    Buchner, S
    Campbell, AB
    Sternberg, A
    McMorrow, D
    Massengill, L
    Dyer, C
    PROCEEDINGS OF THE 7TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS, 2004, 536 : 211 - 216
  • [19] OPTICAL FOLDING-FLASH ANALOG-TO-DIGITAL CONVERTER WITH ANALOG ENCODING
    JALALI, B
    XIE, YM
    OPTICS LETTERS, 1995, 20 (18) : 1901 - 1903
  • [20] Design of Power Efficient Hybrid Flash-Successive Approximation Register Analog to Digital Converter
    Dhage, Priyanka
    Jadhav, Pradnya
    2017 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), 2017, : 462 - 466