ON THE REALIZATION OF DISCRETE COSINE TRANSFORM USING THE DISTRIBUTED ARITHMETIC

被引:44
|
作者
CHAN, YH
SIU, WC
机构
[1] Department of Electronic Engineering, Hong Kong Polytechnic, Hung Hom, Kowloon
关键词
D O I
10.1109/81.250161
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we propose a unified approach for the realization of forward and inverse discrete cosine transforms. By making use of this approach, one can realize an odd prime length DCT/IDCT with two half-length convolutions without extra overheads in terms of the number of multiplications. This formulation is most suitable for the realization using the distributed arithmetic. In such a case, typical convolvers can be used as the core unit for the hardware implementation of the transforms. Hence, an efficient unified DCT/IDCT chip can be designed. A 2-D 11 x 11 unified DCT/IDCT chip is also proposed to demonstrate the superiority of the proposed formulation in this paper. The proposed architecture can easily meet the speed requirement of 14.3-MHz real-time operation with the current 2-mum CMOS technology.
引用
收藏
页码:705 / 712
页数:8
相关论文
共 50 条
  • [1] Implementation of Odd Discrete Cosine Transform (ODCT-II) using Distributed Arithmetic Approach
    Akhter, Shamim
    Karwal, Vikram
    Jain, R. C.
    3RD NIRMA UNIVERSITY INTERNATIONAL CONFERENCE ON ENGINEERING (NUICONE 2012), 2012,
  • [2] Implementation of Rectangular Windowed Odd Discrete Cosine Transform Update Algorithm Using Distributed Arithmetic Approach
    Akhter, Shamim
    Karwal, Vikram
    Jain, R. C.
    2013 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION (ICSC), 2013, : 381 - 386
  • [3] Recursive algorithm for the realization of the discrete cosine transform
    Chau, LP
    Siu, WC
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL V: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 529 - 532
  • [4] Realization of Systolic Architecture of Discrete Cosine Transform
    Jain, Riya
    Jain, Priyanka
    2021 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS (ICCCI), 2021,
  • [5] DIRECT FORMULATION FOR THE REALIZATION OF DISCRETE COSINE TRANSFORM USING RECURSIVE STRUCTURE
    CHAU, LP
    SIU, WC
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (01): : 50 - 52
  • [6] Efficient multiplier structure for realization of the discrete cosine transform
    Chau, LP
    Sin, WC
    SIGNAL PROCESSING-IMAGE COMMUNICATION, 2003, 18 (07) : 527 - 536
  • [7] A CYCLIC CORRELATED STRUCTURE FOR THE REALIZATION OF DISCRETE COSINE TRANSFORM
    CHAN, YH
    SIU, WC
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1992, 39 (02): : 109 - 113
  • [8] NEDA: A NEw Distributed Arithmetic architecture and its application to one dimensional discrete cosine transform
    Univ of Southwestern Louisiana, Lafayette, United States
    IEEE Workshop Signal Process Syst SiPS Des Implement, (159-168):
  • [9] Area Efficient Fully Parallel Distributed Arithmetic Architecture for One-Dimensional Discrete Cosine Transform
    Elias, Teena Susan
    Dhanusha, P. B.
    2014 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2014, : 294 - 299
  • [10] Design of Energy-Efficient Discrete Cosine Transform using Pruned Arithmetic Circuits
    Schlachter, Jeremy
    Camus, Vincent
    Enz, Christian
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 341 - 344