A NEW LINEAR SYSTOLIC ARRAY FOR FFT COMPUTATION

被引：14

作者：

CHOI, JY ^{[1
]}

BORIAKOFF, V ^{[1
]}

机构：

[1] WORCESTER POLYTECH INST,DEPT ELECT ENGN,WORCESTER,MA 01609

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING | 1992年 / 39卷 / 04期

关键词：

D O I：

10.1109/82.136573

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We propose a new linear systolic array for FFT computation that is based on the Pease algorithm, which has the advantage of making the systolic array structure uniform from stage to stage. With slight modifications the algorithm can be directly implemented on a systolic array. The array needs only log2 n processors, where n is the number of inputs words (length of the FFT). It processes data generated at a speed twice the rate of the processor clock.

引用

页码：236 / 239

页数：4

共 50 条

[1] FFT COMPUTATION WITH SYSTOLIC ARRAYS, A NEW ARCHITECTURE
BORIAKOFF, V
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1994, 41 (04): : 278 - 284
[2] A linear systolic array for real time disparity computation
Jeong, H
Oh, Y
[J]. CISST'2000: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON IMAGING SCIENCE, SYSTEMS, AND TECHNOLOGY, VOLS I AND II, 2000, : 491 - 497
[3] New hardware-efficient algorithm and architecture for the computation of 2-D DCT on a linear systolic array
Hsiao, SF
Shiue, WR
[J]. ICASSP '99: 1999 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, PROCEEDINGS VOLS I-VI, 1999, : 3517 - 3520
[4] SYSTOLIC ARRAY FOR SCHUR COMPLEMENT COMPUTATION
EVANS, DJ
WAN, CR
[J]. INTERNATIONAL JOURNAL OF COMPUTER MATHEMATICS, 1993, 48 (1-2) : 105 - 116
[5] Combined systolic array for matrix portrait computation
Oksa, G
[J]. PARALLEL COMPUTATION, 1999, 1557 : 58 - 67
[6] SYSTOLIC ARRAY COMPUTATION OF THE SINGULAR VALUE DECOMPOSITION
FINN, AM
LUK, FT
POTTLE, C
[J]. PROCEEDINGS OF THE SOCIETY OF PHOTO-OPTICAL INSTRUMENTATION ENGINEERS, 1982, 341 : 35 - 43
[7] Performance evaluation of one dimensional systolic array for FFT processor
Nandi, Anil
Patil, Sujata
[J]. 2007 INTERNATIONAL CONFERENCE OF SIGNAL PROCESSING, COMMUNICATIONS AND NETWORKING, VOLS 1 AND 2, 2006, : 168 - +
[8] Systolic array for fast computation of moment invariants
Liu, JG
Chan, FHY
Li, HF
Lam, FK
[J]. INTERNATIONAL SYMPOSIUM ON MULTISPECTRAL IMAGE PROCESSING, 1998, 3545 : 608 - 611
[9] A systolic linear array for modular multiplication
Gai, WX
Chen, HY
[J]. 1996 2ND INTERNATIONAL CONFERENCE ON ASIC, PROCEEDINGS, 1996, : 171 - 174
[10] Address generators for linear systolic array
Stojcev, M. K.
Milovanovic, I. Z.
Milovanovic, E. I.
Nikolic, T. R.
[J]. MICROELECTRONICS RELIABILITY, 2010, 50 (02) : 292 - 303

← 1 2 3 4 5 →