A TOOL FOR A TWO-LEVEL DYNAMIC LOAD BALANCING STRATEGY IN SCIENTIFIC APPLICATIONS

被引：0

作者：

Carino, Ricolindo L. ^{[1
]}

Banicescu, Ioana ^{[2
,3
]}

机构：

[1] Mississippi State Univ, Ctr Adv Vehicular Syst HPCC, POB 5405, Mississippi State, MS 39762 USA

[2] Mississippi State Univ, Dept Comp Sci & Engn, Mississippi State, MS 39762 USA

[3] Mississippi State Univ, Ctr Computat Sci HPCC, Mississippi State, MS 39762 USA

来源：

SCALABLE COMPUTING-PRACTICE AND EXPERIENCE | 2007年 / 8卷 / 03期

基金：

美国国家科学基金会;

关键词：

dynamic load balancing; loop scheduling; image denoising; vector functional coefficient autoregressive model;

D O I：

暂无

中图分类号：

TP31 [计算机软件];

学科分类号：

081202 ; 0835 ;

摘要：

This paper describes a dynamic load balancing tool intended for computational investigators who have little familiarity with programming for a message-passing environment. Motivated by the PAR DOALL directive available in some compilers for shared-memory systems, the tool is designed to simplify the manual conversion of sequential programs containing computationally intensive one-or two-dimensional loops with independent iterates into parallel programs that execute with high efficiency on general-purpose clusters. The tool implements a dynamic loop scheduling strategy to address load imbalance which may be induced by the non-uniformity of loop iterate times, and by the heterogeneity of processors. The tool is based on the Message Passing Interface library for wide availability. Experimental results of two scientific applications that utilize the tool on a Linux cluster are presented to demonstrate sample achievable performance, and to underscore the effectiveness of the two-level dynamic load balancing strategy.

引用

页码：249 / 261

页数：13

共 50 条

[41] DYNAMIC LOAD BALANCING IN TRANSPUTER APPLICATIONS WITH GEOMETRIC PARALLELISM
JOOSEN, W
BERBERS, Y
VERBAETEN, P
MICROPROCESSING AND MICROPROGRAMMING, 1990, 30 (1-5): : 77 - 84
[42] Dynamic load balancing of SAMR applications on distributed systems
Lan, Zhiling
Taylor, Valerie E.
Bryan, Greg
Scientific Programming, 2002, 10 (04) : 319 - 328
[43] Synthesis of two-level dynamic CMOS circuits
Pal, A
Mukherjee, A
IEEE COMPUTER SOCIETY WORKSHOP ON VLSI '99, PROCEEDINGS, 1999, : 82 - 92
[44] Mapping Applications on Two-Level Configurable Hardware
Khanzadi, Himan
Savaria, Yvon
David, Jean Pierre
2015 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS (AHS), 2015,
[45] Exploiting two-level parallelism in FEM applications
Plazek, J
Banas, K
Kitowski, J
Boryczko, K
HIGH-PERFORMANCE COMPUTING AND NETWORKING, 1997, 1225 : 272 - 281
[46] A two-level ILU preconditioner for electromagnetic applications
Cerdan, J.
Marin, J.
Mas, J.
JOURNAL OF COMPUTATIONAL AND APPLIED MATHEMATICS, 2017, 309 : 371 - 382
[47] A Java CPU calibration tool for load balancing in distributed applications
Paroux, Guilhem
Toursel, Bernard
Olejnik, Richard
Felea, Violeta
Proc. ISPDC Third Int. Symp. Parall. Distr. Comput. HeteroPar Third Int. Workshop Algorithms Models Tools Parall. Comput., 1600, (155-159):
[48] KARMA: a didactic tool for two-level logic synthesis
Klock, C. E.
Schneider, F. R.
Gomes, M. V. N.
Moura, D. S.
Ribas, R. P.
Reis, A. I.
2007 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC SYSTEMS EDUCATION, PROCEEDINGS, 2007, : 59 - +
[49] A Dynamic Load Balancing Strategy with Adaptive Threshold Based Approach
Alam, Taj
Raza, Zahid
2012 2ND IEEE INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED AND GRID COMPUTING (PDGC), 2012, : 927 - 932
[50] Dynamic Multiple Work Stealing Strategy for Flexible Load Balancing
Adnan
Sato, Mitsuhisa
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2012, E95D (06): : 1565 - 1576

← 1 2 3 4 5 →