SYNTHESIS OF RC LADDER NETWORKS WITH A MINIMUM OF CAPACITANCES .1.

被引：0
|
作者：
MAGOS, A
机构：
来源：
PERIODICA POLYTECHNICA-ELECTRICAL ENGINEERING | 1970年 / 14卷 / 01期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：3 / &
相关论文
共 50 条
  • [21] GEOMETRIC PROGRESSION LADDER RC-NETWORKS - REPLY
    GRUNER, L
    PROCEEDINGS OF THE IEEE, 1976, 64 (09) : 1436 - 1437
  • [22] Comments on "Delay time bounds for RC ladder networks"
    Chen, XH
    Hou, CH
    Qian, JX
    Wu, QD
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1998, 45 (01): : 114 - 115
  • [23] Improved delay time estimation of RC ladder networks
    Hou, CH
    Gao, FR
    Qian, JX
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 2000, 47 (02): : 242 - 246
  • [24] SYNTHESIS OF LOW-PASS ACTIVE RC LADDER NETWORKS BY THE RECURRENT-CONTINUANT METHOD
    PRASAD, SC
    YADAV, YK
    RADIO AND ELECTRONIC ENGINEER, 1979, 49 (06): : 297 - 305
  • [25] MINIMUM POWER OF FEEDBACK RC ACTIVE NETWORKS
    FUJII, N
    ELECTRONICS & COMMUNICATIONS IN JAPAN, 1971, 54 (06): : 17 - &
  • [26] Shunted Bandpass RC Ladder Networks with over Unity Gain
    Roy, S. C. Dutta
    Joshi, Y. V.
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2023, 42 (05) : 2538 - 2556
  • [27] Shunted Bandpass RC Ladder Networks with over Unity Gain
    S. C. Dutta Roy
    Y. V. Joshi
    Circuits, Systems, and Signal Processing, 2023, 42 : 2538 - 2556
  • [28] SYNTHESIS OF SYMMETRICAL RC AND RL LATTICE NETWORKS WITH MAXIMUM GAIN AND MINIMUM NUMBER OF ELEMENTS
    LOWRY, JL
    IEEE TRANSACTIONS ON CIRCUIT THEORY, 1970, CT17 (02): : 207 - &
  • [29] SYNTHESIS OF LOWPASS LC LADDER NETWORKS
    BICKLEY, DT
    ELECTRONICS LETTERS, 1970, 6 (04) : 111 - &
  • [30] NUMERICAL SYNTHESIS OF INHOMOGENEOUS LADDER NETWORKS
    VASILYEV, GA
    RADIOTEKHNIKA I ELEKTRONIKA, 1983, 28 (02): : 399 - 402
12345