共 50 条
- [1] LSI neural chip of pulse-output network with programmable synapse [J]. IEICE Trans Electron, 1 (94-100):
- [2] FPGA implementation of programmable pulse mode neural network with on chip learning [J]. IEEE DTIS: 2006 INTERNATIONAL CONFERENCE ON DESIGN & TEST OF INTEGRATED SYSTEMS IN NANOSCALE TECHNOLOGY, PROCEEDINGS, 2006, : 159 - 164
- [4] A PROGRAMMABLE ANALOG NEURAL NETWORK CHIP [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (02) : 313 - 319
- [6] Communication and monitor of breast cancer signal in the pulse-output genetic circuit network [J]. Science China Information Sciences, 2014, 57 : 1 - 10
- [8] FPGA implementation of programmable pulse mode neural network with on chip learning for signature application [J]. 2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 942 - 945
- [9] In-Ga-Zn-O Thin Film Synapse in Neural Network Using LSI [J]. 2018 IEEE INTERNATIONAL MEETING FOR FUTURE OF ELECTRON DEVICES, KANSAI (IMFEDK), 2018,